Skip to main content
SpringerLink
Log in

A Holistic Approach to System Level Energy Optimization

  • Conference paper
  • First Online:
Integrated Circuit Design (PATMOS 2000)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1918))

Abstract

Over the past few years, the design automation community has expended a lot of effort in developing low power design methodologies. However, with the increasing software content in mobile environments and the proliferation of such devices in our day to day life, it is essential to take a fresh holistic look at power optimization from an integrated hardware and software perspective. This paper envisions the tools and methodologies that will become necessary for performing such optimizations. It also presents insights into the interaction and influence of hardware and software optimizations on system energy.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. J. Bunda, W. C. Athas, and D. Fussell. Evaluating power implication of CMOS microprocessor design decisions. In Proc. the 1994 International Workshop on Low Power Design, April 1994.

    Google Scholar 

  2. R. Y. Chen, R. M. Owens, and M. J. Irwin. Validation of an architectural level power analysis technique. In Proc. the 35th Design Automation Conference, June 1998.

    Google Scholar 

  3. G. Esakkimuthu, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin. Memory system energy: Influence of hardware-software optimizations. In Proc. ACM/IEEE International Symposium on Low Power Electronics and Design, Rapallo/Portofino Coast, Italy, July, 2000.

    Google Scholar 

  4. M. Kandemir, N. Vijaykrishnan, M. J. Irwin, and H. S. Kim. Towards energy-awareiteration space tiling. In Proc. the Workshop on Languages, Compilers, and Tools for Embedded Systems, Vancouver, B.C., June, 2000.

    Google Scholar 

  5. M. Kandemir, N. Vijaykrishnan, M. J. Irwin, and W. Ye. Influence of Compiler Optimizations on System Power. Submitted to IEEE Transactions on VLSI, March 2000.

    Google Scholar 

  6. M. Wolfe. High Performance Compilers for Parallel Computing, Addison Wesley, CA, 1996.

    Google Scholar 

  7. W. Ye, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin. The design and use of SimplePower: a cycle-accurate energy estimation tool. In Proc. the 37th Design Automation Conference, Los Angeles, CA, June 5–9, 2000.

    Google Scholar 

  8. G. Albera and R. I. Bahar. Power and performance tradeoffs using various cache configurations. In Proc. Power Driven Micro-architecture Workshop, in conjunction with ISCA’98, Barcelona, Spain, June 1998.

    Google Scholar 

  9. D. H. Albonesi. Selective cache ways: On-demand cache resource allocation. In Proc. the 32nd International Symposium on Microarchitecture, pp. 248–259, November 1999.

    Google Scholar 

  10. F. Balasa, F. Catthoor, and H. De Man. Exact evaluation of memory area for multi-dimensional processing systems. In Proc. the IEEE International Conference on Computer Aided Design, Santa Clara, CA, pages 669–672, November 1993.

    Google Scholar 

  11. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architecturallevel power analysis and optimizations. In Proc the 27th International Symposium on Computer Architecture, Vancouver, British Columbia, June 2000.

    Google Scholar 

  12. R. Gonzales and M. Horowitz. Energy dissipation in general purpose processors. IEEE Journal of Solid-State Circuits, 31(9):1277–1283, Sept 1996.

    Google Scholar 

  13. M. K. Gowan, L. L. Biro, and D. B. Jackson. Power considerations in the desing of the Alpha 21264 microprocessor. In Proc. the Design Automation Conference, San Francisco, CA, 1998.

    Google Scholar 

  14. N. Vijaykrishnan, M. Kandemir, M. J. Irwin, H. Y. Kim, and W. Ye. Energydriven integrated hardware-software optimizations using SimplePower. In Proc. the International Symposium on Computer Architecture, Vancouver, British Columbia, June 2000.

    Google Scholar 

  15. K. Roy and M. C. Johnson. Software design for low power. Low Power Design in Deep Sub-micron Electronics, Kluwer Academic Press, October 1996, Edt. J. Mermet and W. Nebel, pp. 433–459.

    Google Scholar 

  16. M. J. Irwin and N. Vijaykrishnan. Low-power design: From soup to nuts. Tutorial Notes, ISCA, 2000.

    Google Scholar 

  17. V. Zyuban and P. Kogge. Inherently lower-power high-performance superscalar architectures, submitted to IEEE Transactions on Computers.

    Google Scholar 

  18. J. Kin et al. The filter cache: An energy efficient memory structure. In Proc. International Symposium on Microarchitecture, December 1997.

    Google Scholar 

  19. C.-L. Su and A. M. Despain. Cache design trade-offs for power and performance optimization: A case study, In Proc. International Symposium on Low Power Electronics and Design, pp. 63–68, 1995.

    Google Scholar 

  20. M. B. Kamble and K. Ghose. Analytical energy dissipation models for low power caches. In Proc. International Symposium on Low Power Electronics and Design, pages 143–148, 1997.

    Google Scholar 

  21. K. Itoh, K. Sasaki, and Y. Nakagome. Trends in low-power ram circuit technologies. Proceedings of the IEEE, pages 524–543, Vol. 83. No. 4, April 1995.

    Google Scholar 

  22. L. Benini, A. Bogliolo, S. Cavallucci, and B. Ricco. Monitoring system activity for os directed dynamic power management. In Proceedings of the International Symposium on Low Power Electronics and Design, pages 185–190, 1998.

    Google Scholar 

  23. D. Burger and T. Austin. The simplescalar tool set, version 2.0. Technical report, Computer Sciences Department, University of Wisconsin, June, 1997.

    Google Scholar 

  24. R. Y. Chen, R. M. Owens, and M. J. Irwin. Architectural level power estimation and design experiments. To appear in ACM Transactions on Design Automation of Electronic Systems.

    Google Scholar 

  25. R. Y. Chen, R. M. Owens, and M. J. Irwin. Validation of an architectural level power analysis technique. In Proceedings of the 35th Design Automation Conference, pages 242–245, June 1998.

    Google Scholar 

  26. F. Douglis, P. Krishnan, and B. Marsh. Thwarting the power-hungry disk. In Proceedings of the 1994 Winter USENIX Conference, pages 293–306, January 1994.

    Google Scholar 

  27. J. Flinn and M. Satyanarayanan. Powerscope: A tool for profiling the energy usage of mobile applications. In Proceedings of the 2nd IEEE Workshop on Mobile Computing Systems and Applications, 1999.

    Google Scholar 

  28. J. Hezavei, N. Vijaykrishnan, and M. J. Irwin. A comparative study of power efficient SRAM designs. In to appear in Proc. of Great Lakes Symposium on VLSI, 2000.

    Google Scholar 

  29. K. Inoue, T. Ishihara, and K. Murakami. Way-predicting set-associative cache for high performance and low energy consumption. In Proceedings of the International Symposium on Low Power Electronics and Design, pages 273–275, 1999.

    Google Scholar 

  30. M. J. Irwin and N. Vijaykrishnan. Energy issues in multimedia systems. In Proc. of Workshop on Signal Processing System, pages 24–33, October 1999.

    Google Scholar 

  31. K. Itoh, K. Sasaki, and Y. Nakagome. Trends in low-power ram circuit technologies. Proceedings of IEEE, 83(4):524–543, April 1995.

    Google Scholar 

  32. K. Li, R. Kumpf, P. Horton, and T. Anderson. A quantitative analysis of disk drive power management in portable computers. In Proceedings of the 1994 Winter USENIX Conference, pages 279–292, January 1994.

    Google Scholar 

  33. J. R. Lorch and A. J. Smith. Software strategies for portable computer energy management. IEEE Personal Communications, pages 60–73, June 1998.

    Google Scholar 

  34. M. Wolf and M. Lam. A data locality optimizing algorithm. In Proceedings of ACM SIGPLAN 91 Conference Programming Language Design and Implementation, pages 30–44, June 1991.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Computer Science and Engineering, The Pennsylvania State University, University Park, PA 16802-6106

    Mary Jane Irwin, Mahmut Kandemir, N. Vijaykrishnan & Anand Sivasubramaniam

Authors
  1. Mary Jane Irwin
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Mahmut Kandemir
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. N. Vijaykrishnan
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Anand Sivasubramaniam
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Dept.of Electrical & Computer Engineering, Democritus University of Thrace, 67100, Xanthi, Greece

    Dimitrios Soudris

  2. Institute for Communication Theory and Signal Processing, University of Hanover, Appelstr.4, 30167, Hanover, Germany

    Peter Pirsch

  3. Institute for Microelectronic Systems, University of Hanover, Appelstr.4, 30167, Hanover, Germany

    Erich Barke

Rights and permissions

Reprints and permissions

Copyright information

© 2000 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Jane Irwin, M., Kandemir, M., Vijaykrishnan, N., Sivasubramaniam, A. (2000). A Holistic Approach to System Level Energy Optimization. In: Soudris, D., Pirsch, P., Barke, E. (eds) Integrated Circuit Design. PATMOS 2000. Lecture Notes in Computer Science, vol 1918. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45373-3_10

Download citation

  • DOI: https://doi.org/10.1007/3-540-45373-3_10

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-41068-3

  • Online ISBN: 978-3-540-45373-4

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation