Skip to main content

Semi-modular Latch Chains for Asynchronous Circuit Design

  • Conference paper
  • First Online:
Integrated Circuit Design (PATMOS 2000)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1918))

  • 647 Accesses

Abstract

Astructural discipline for constructing speed-independent (hazard-free) circuits based on canonical chains of set-dominant and reset-dominant latches is proposed. The method can be applied to decompose complex asymmetric C-gate generated by logic synthesis from Signal Transition Graphs, and to map them into a restricted gate array ASIC library, such as IBM SA-12E that consists of logic gates with maximum four inputs and includes AO12, AOI12, OA12 and OAI12. The method is illustrated by new implementations of practically useful asynchronous circuits: a toggle element and an edge-triggered latch controller.

On leave from: Institute for Analytical Instrumentation, Russian Academy of Sci- ence, St. Petersburg, Russia; work in Newcastle supported by EPSRC GR/M94359.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. M. Kishinevsky, J. Cortadella, A. Kondratyev and L. Lavagno. Asynchronous interfacespecification, analysis and synthesis, Proc. DAC’98, pp. 2–7.

    Google Scholar 

  2. D. E. Muller and W. S. Bartky. A theory of asynchronous circuits. In Proceedings of an International Symposium on the Theory of Switching, pp. 204–243. Harvard University Press, April 1959.

    Google Scholar 

  3. A. Kondratyev, J. Cortadella, M. Kishinevsky, L. Lavagno, and A. Yakovlev. Logic Decomposition of Speed-Independent Circuits, In Proceedings of the IEEE/, Vol.87, No.2, February 1999, pp. 347–362.

    Google Scholar 

  4. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno and A. Yakovlev. Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers, IEICE Trans. Inf. and Syst., Vol. E80-D, No.3, March 1997, pp. 315–325.

    Google Scholar 

  5. L.Y. Rosenblum, and A.V. Yakovlev. Signal graphs: From self-timed to timed ones, in Proc. Int. Workshop Timed Petri Nets, Torino, Italy, 1985, pp. 199–207.

    Google Scholar 

  6. S.B. Furber and J. Liu. Dynamic logic in four-phase micropipelines. Proc. of the Second Int. Symp. on Advanced Research in Asynchronous Circuits and Systems (ASYNC’96) March, 1996 Aizu-Wakamatsu, Japan, pp.11–16.

    Google Scholar 

  7. Steven M. Nowick. Automatic Synthesis of Burst-Mode Asynchronous Controllers. PhD thesis, Stanford University, Department of Computer Science, 1993.

    Google Scholar 

  8. Chris J. Myers. Computer-Aided Synthesis and Verification of Gate-Level Timed Circuits. PhD thesis, Dept. of Elec. Eng., Stanford University, October 1995.

    Google Scholar 

  9. Ken Stevens, Ran Ginosar, and Shai Rotem. Relative timing. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC’99), Barcelona, Spain, pages 208–218, April 1999.

    Google Scholar 

  10. T. Ibaraki, S. Muroga. “Synthesis network with a minimal number of negative gates”, IEEE Trans. on Computers, Vol. C-20. No. 1, January 1971

    Google Scholar 

  11. G. Mago, “Monotone function in sequential circuits”, IEEE Trans. on Computers, Vol. C-22. No. 10, October 1973, pp.928–933.

    Article  MathSciNet  Google Scholar 

  12. N.A. Starodoubtsev. Asynchronous processes and antitonic control circuits, In: Soviet Journal of Computer and System Science (USA), English translation of Izvestiya Akademii Nauk SSSR. Technicheskaya Kibernetika (USSR), 1885, vol.23, No.2, pp.112–119 (Part I. Description Language), No.6, pp.81-87 (Part II. Basic properties), 1986, Vol.24, No.2, pp.44-51 (part III. Realisation).

    Google Scholar 

  13. C. Piguet. Logic synthesis of race-free asynchronous sequential circuits. IEEE JSSC, vol.26, No 3, March 1991. pp. 371–380.

    Google Scholar 

  14. C. Piguet. Synthesis of Asynchronous CMOS Circuits with Negative Gates. Journal of Solid State Devices and Circuits, vol.5, No.2, July 1997.

    Google Scholar 

  15. C. Piguet, J. Zahnd. Design of Speed-Independent CMOS Cells from Signal Transition Graphs. PATMOS’98. Oct.1998, Copenhagen, pp.357–366.

    Google Scholar 

  16. V. Varshavsky (Ed.), Aperiodic Automata, Nauka, Moscow, 1976 (in Russian).

    Google Scholar 

  17. D. E. Muller. Asynchronous logic and application to information processing, Switching Theory in Space Technology, H. Aiken and W. F. Main, Eds. Stanford, CA; Stanford Univ. Press, 1963, pp. 289–297.

    Google Scholar 

  18. J. A. Brzozowski and K. Raahemifar. Testing C-elements is not elementary. In Asynchronous Design Methodologies, pp. 150–159. IEEE Computer Society Press, May 1995.

    Google Scholar 

  19. Ivan E. Sutherland. Micropipelines. In: Communications of the ACM. June 1989, vol.32, N6, pp.720–738.

    Google Scholar 

  20. M. Josephs. Speed-independent design of a Toggle. Handouts of ACiDWG/ EXACTWorkshop on Asynchronous Controllers and Interfacing. IMEC, Leuven, Belgium, September 1992.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2000 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Starodoubtsev, N., Bystrov, A., Yakovlev, A. (2000). Semi-modular Latch Chains for Asynchronous Circuit Design. In: Soudris, D., Pirsch, P., Barke, E. (eds) Integrated Circuit Design. PATMOS 2000. Lecture Notes in Computer Science, vol 1918. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45373-3_17

Download citation

  • DOI: https://doi.org/10.1007/3-540-45373-3_17

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-41068-3

  • Online ISBN: 978-3-540-45373-4

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics