Skip to main content

Power Models for Semi-autonomous RTL Macros

  • Conference paper
  • First Online:
Integrated Circuit Design (PATMOS 2000)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1918))

  • 602 Accesses

Abstract

Most power macromodels for RTL datapath modules are both data-dependent and activity-sensitive, that is, they model power in terms of some activity measure of the data inputs of the module. These models have proved to be quite accurate for most combinational RTL datapath macros (such as adders and multipliers), as well as for storage units (such as registers). They tend to become inadequate for RTL modules that are control-dominated, that is, having a set of control inputs that exercise different operational behaviors. Furthermore, some of these behaviors may be input-insensitive, that is, they let the module evolve (and thus consume power) in a semi-autonomous way, independently of the input activity. We propose a procedure for the construction of ad-hoc power models for semi-autonomous RTL macros. Our approach is based on the analysis of the functional effect of such control inputs on specific macros. Although the resulting models are tailored to individual macros, the model construction procedure keeps the desirable property of being automatic.

This work was supported, in part, by the EC under grant n.27696 “PEOPLE”.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. P. Landman, “High-Level Power Estimation”, ISLPED-96, pp. 29–35, Monterey, CA, August 1996.

    Google Scholar 

  2. E. Macii, M. Pedram, F. Somenzi, “High-Level Power Modeling, Estimation, and Optimization”, IEEE Transactions on CAD, pp. 1061–1079, Nov. 1998.

    Google Scholar 

  3. S. Powell, P. Chau, “Estimating Power Dissipation in VLSI Signal Processing Chips: The PFA Technique”, VLSISignal Processing IV, pp. 250–259, 1990.

    Google Scholar 

  4. P. E. Landman, J. Rabaey, “Activity-Sensitive Architectural Power Analysis”, IEEE Transactions on VLSI Systems, Vol. 15, no. 6, pp. 571–587, 1995.

    Google Scholar 

  5. G. Jochens, L. Kruse, E. Schmidt, W. Nebel, “A NewP arameterizable Power Macro-Model for Datapath Components”, DATE’99, Munchen, Germany, pp. 29–36, Mar. 1999.

    Google Scholar 

  6. A. Bogliolo, R. Corgnati, E. Macii, M. Poncino, “Parameterized RTL Power Models for Combinational Soft Macros”, ICCAD’99, S. Jose, CA, pp. 284–287, Nov. 1999.

    Google Scholar 

  7. S. Gupta and F. Najm, “Power Macromodeling for High Level Power Estimation”, DAC-37, Anaheim, CA, pp. 365–370, Jun. 1997.

    Google Scholar 

  8. S. Gupta, F. Najm, “Analytical Model for High Level Power Modeling of Combinational and Sequential Circuits”, IEEE Alessandro Volta Memorial Workshop on Low Power Design, pp. 164–172, Como, Italy, Mar. 1999.

    Google Scholar 

  9. M. Barocci, A. Bogliolo, L. Benini, B. Riccò and G. De Micheli, “Lookup Table Power Macro-Models for Behavioral Library Components”, IEEE Alessandro Volta Memorial Workshop on Low Power Design, pp. 173–181, Como, Italy, Mar 1999.

    Google Scholar 

  10. L. Benini, A. Bogliolo, M. Favalli, G. De Micheli, “Regression Models for Behavioral Power Estimation”, PATMOS’96, pp. 179–187, Bologna, Italy, Sep. 1996

    Google Scholar 

  11. R. Corgnati, E. Macii, M. Poncino, “Clustered Table-Based Macromodels for RTL Power Estimation”, GLS-VLSI’99: Lafayette, LA, Mar. 1998.

    Google Scholar 

  12. L. Benini, A. Bogliolo, G. De Micheli, “Adaptive Least Mean Square Behavioral Power Modeling”, EDTC-97, pp. 404–410, Paris, France, Mar 1997.

    Google Scholar 

  13. Z. Chen, K. Roy, T.-L. Chou, “Power Sensitivities — A New Method to Estimate Power Dissipation Considering Uncertain Specification of Primary Inputs”, ICCAD-97, pp. 40–44, San Jose, CA, Nov. 1997.

    Google Scholar 

  14. F. Brglez, D. Bryan, K. Kozminski, “Combinational Profiles of Sequential Benchmark Circuits”, ISCAS’89, pp. 1929–1934, May 1989.

    Google Scholar 

  15. A. Salz, M. Horowitz, “IRSIM: An Incremental MOS Switch-Level Simulator” DAC-26, pp. 173–178, Las Vegas, NV, Jun. 1989.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2000 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Bogliolo, A., Macii, E., Mihailovici, V., Poncino, M. (2000). Power Models for Semi-autonomous RTL Macros. In: Soudris, D., Pirsch, P., Barke, E. (eds) Integrated Circuit Design. PATMOS 2000. Lecture Notes in Computer Science, vol 1918. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45373-3_3

Download citation

  • DOI: https://doi.org/10.1007/3-540-45373-3_3

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-41068-3

  • Online ISBN: 978-3-540-45373-4

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics