Abstract
Industrial-size specifications/models (whose state space is often infinite) can not be model checked in a direct way— a verification model of a system is model checked instead. Program transformation is a way to build a finite-state verification model that can be submitted to a model checker. Abstraction is another technique that can be used for the same purpose. This paper presents a transformation of SDL timers aimed at the reduction of the infinite domain of timer values to a finite one with preserving the behaviour of a system. A timer abstraction is proposed to further reduce the state space. We discuss the ideas behind these transformations and argue their correctness.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
D. Bošnački, D. Dams, Integrating Real Time into Spin: A Prototype Implementation, S. Budkowski, A. Cavalli, E. Najm, editors, Formal Description Techniques and Protocol Specification, Testing and Verification (FORTE/PSTV’98), Kluwer, 1998.
D. Bošnački, D. Dams, L. Holenderski, N. Sidorova, Verifying SDL in Spin, Tools and Algorithms for the Construction and Analysis of Systems TACAS 2000, LNCS 1785, pp. 363–377, Springer, 2000.
E.M. Clarke, O. Grumberg, and D. Peled. Model Checking. MIT Press, 1999.
P. Cousot, R. Cousot, Abstract Interpretaion: A Unified Lattice Model for Static Analysis of Programs by Construction or Approximation of Fixpoints, In the 4th POPL, Los Angeles, CA, ACM, January 1977.
D. Dams, Abstract Interpretation and Partition Renement for Model Checking, PhD thesis, Eindhoven University of Technology, July 1996.
U. Hinkel, Verification of SDL Specifications on the Basis of Stream Semantics, In Proc. of the 1st Workshop of the SDL Forum Society on SDL and MSC, Y. Lahav, A. Wolisz, J. Fischer, E. Holz (eds.), Humboldt-Universitaet zu Berlin.
G. J. Holzmann, Design and Validation of Communication Protocols, Prentice Hall, 1991.
G.J. Holzmann, J. Patti, Validating SDL Specification: an Experiment, In E. Brinksma, G. Scollo, Ch.A. Vissers, editors, Protocol Specification, Testing and Verification, Enchede, The Netherlands, 6–9 June 1989, pp. 317–326, Amsterdam, North-Holland, 1990.
C. Loiseaux, S. Graf, J. Sifakis, A. Bouajjani, S. Bensalem, Property Preserving Abstractions for the Verification of Concurrent Systems, In Formal Methods in System Design, Kluwer Academic Publ., 6, 1–36, 1995.
F. Regensburger, A. Barnard, Formal Verification of SDL Systems at the Siemens Mobile Phone Department, In Proceedings of Tools and Algorithms for the Construction and Analysis of Systems (TACAS’98) 1998, LNCS 1384, pp. 439–455, Springer, 1998.
A. Olsen et al., System Engineering Using SDL-92, Elsevier Science, North-Holland, 1997.
N. Sidorova, M. Steffen, Verifying Large SDL-Specifications using Model Checking, In Proc. of 10th International SDL-Forum, Copenhagen, Denmark, 2001, LNCS 2078, pp. 403–420, Springer, 2001.
Telelogic Malmö AB. SDT 3.1 User Guide, SDT 3.1 Reference Manual, Telelogic, 1997.
H. Tuominen, Embedding a Dialect of SDL in PROMELA, 6th Int. SPIN Workshop, LNCS 1680, pp. 245–260, Springer, 1999.
Verilog, ObjectGEODE SDL Simulator— Reference Manual, 1996.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2001 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ioustinova, N., Sidorova, N. (2001). A Transformation of SDL Specifications— A Step towards the Verification. In: Bjørner, D., Broy, M., Zamulin, A.V. (eds) Perspectives of System Informatics. PSI 2001. Lecture Notes in Computer Science, vol 2244. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45575-2_9
Download citation
DOI: https://doi.org/10.1007/3-540-45575-2_9
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-43075-9
Online ISBN: 978-3-540-45575-2
eBook Packages: Springer Book Archive