Skip to main content

Pulse-Modulated Vision Chips with Versatile-Interconnected Pixels

  • Conference paper
  • First Online:
Parallel and Distributed Processing (IPDPS 2000)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1800))

Included in the following conference series:

Abstract

This paper proposes and demonstrates novel types of vision chips that utilize pulse trains for image processing. Two types of chips were designed using 1.2 (µm double-metal double-poly CMOS process; one is based on a pulse width modulation (PWM) and the other is based on a pulse frequency modulation (PFM). In both chips the interaction between the pixels were introduced to realize the image pre-processing. The basic experimental and simulation results are shown for the PWM and PFM chips, respectively. Also the comparison between two types is discussed.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. For example, Koch, C, Li, H.: VISION CHIPS, Implementing Vision Algorithms with Analog VLSI Circuits. IEEE Computer Society Press, CA (1995).

    Google Scholar 

  2. For example, Mass, W., Bishop, CM. (eds.): Pulsed Neural Networks. The MIT Press, Mass. (1998).

    Google Scholar 

  3. Ni, Y., Devos, F., Boujrad, M., Guan, H.,: Histogram-Equalization-Based Adaptive Image Sensor for Real-Time Vision. IEEE J. Solid-State Circuits, 32 (1997) 1027–1036.

    Article  Google Scholar 

  4. Nagata, M., Homma, M., Takeda, N., Norie, T., Iwata, A.: A Smart CMOS Imager with Pixel Level PWM Signal Processing. IEEE 1999 Symposium on VLSI Circuits, (1999) 141–144.

    Google Scholar 

  5. Mead, C: Analog VLSI and Neural Systems. Addison-Wesley Pub. Inc., Mass. (1989).

    MATH  Google Scholar 

  6. Yang, W.: A Wide-Dynamic-Range, Low-Power Photosensor Array. 1994 IEEE Int’l Solid-State Circuits Conference (1994) 230–231.

    Google Scholar 

  7. Andoh, F. Nakayama, M., Shimamoto, H., Fujita, Y.: A Digital Pixel Image Sensor with 1-bit ADC and 8-bit Pulse Counter in each Pixel. 1999 IEEE Workshop on Charge-Coupled Devices and Advanced Image Sensors, (1999) 44–47.

    Google Scholar 

  8. Wong, H.-S.: IEEE Trans. Electron Devices: Technology and Device Scaling Considerations for CMOS Imagers. 43 (1996) 2131–2142.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2000 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Ohta, J., Uehara, A., Tokuda, T., Nunoshita, M. (2000). Pulse-Modulated Vision Chips with Versatile-Interconnected Pixels. In: Rolim, J. (eds) Parallel and Distributed Processing. IPDPS 2000. Lecture Notes in Computer Science, vol 1800. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45591-4_146

Download citation

  • DOI: https://doi.org/10.1007/3-540-45591-4_146

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-67442-9

  • Online ISBN: 978-3-540-45591-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics