Skip to main content
Springer Nature Link
Log in

Multithreaded Parallel Computer Model with Performance Evaluation

  • Conference paper
  • First Online:
Parallel and Distributed Processing (IPDPS 2000)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1800))

Included in the following conference series:

  • 1087 Accesses

Abstract

The main contribution of this work is to introduce a multithreaded parallel computer model (MPCM), which has a number of multithreaded processors connected with an interconnection network. We have implemented some fundamental PRAM algorithms, such as prefix sums and list ranking algorithms, and evaluated their performance. These algorithms achieved optimal speedup up to at least 16 processors.

This work is in part supported by the Grant-in-Aid for Scientific Research (B)(2) 10205209 (1999) from the Ministry of Education, Science, Sports and Culture of Japan.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. M. Amamiya, H. Tomiyasu, S. Kusakabe, Datarol: a parallel machine architecture for fine-grain multithreading, Proc. 3rd Working Conference on Massively Parallel Programming Models, 151–162, 1998.

    Google Scholar 

  2. A. Gibbons and W. Rytter, Efficient Parallel Algorithm, Cambridge University Press, 1998.

    Google Scholar 

  3. R. H. Halstead and T. Fujita, MASA: A multithreaded processor architecture for parallel symbolic computing, Proc. 15th International Symposium on Computer Architecture, 443–451, 1988.

    Google Scholar 

  4. John L. Hennessy, and David A. Patterson, Computer Architecture-A Quantitative Approach, Morgan Kaufmann, 1990.

    Google Scholar 

  5. J. JáJá. An Introduction to Parallel Algorithms. Addison-Wesley, 1992.

    Google Scholar 

  6. Robert A. Iannucci ed., Multithreaded Computer Architecture: A Summary of the state of the Art, Kluwer Academic, 1990.

    Google Scholar 

  7. J. T. Kuehn and B. J. Smith, The Horizon supercomputing system: architecture and software, Proc. Supercomputing 88, 28–34, 1988.

    Article  Google Scholar 

  8. M. Loikkanen and N. Bagherzadeh, A fine-grain multithreading superscalar architecture, Proc. of Conference on Parallel Architectures and Compilation Techniques, 1996.

    Google Scholar 

  9. G. M. Papadopoulos and D. E. Culler, Monsoon: an explicit token-store architecture, Proc 17th International Symposium on Computer Architecture, 82–91, 1990.

    Google Scholar 

  10. G. M. Papadopoulos and K. R. Traub Multithreading: A revisionist view of dataflow architecture, Proc 18th International Symposium on Computer Architecture, 342–351, 1991.

    Google Scholar 

  11. R. G. Prasadh and C.-L Wu, A Benchmark Evaluation of a Multi-Threaded RISC Processor Architecture, Proc. of International Conference on Parallel Processing, pp. 84–91, 1991.

    Google Scholar 

  12. B. J. Smith, Architecture and applications of the HEP multiprocessor system, Proc. of SPIE-Real-Time Signal Processing IV, Vol. 298, Aug, 1981

    Google Scholar 

  13. J.-Y. Tsai and P. C. Yew, The Superthreaded Architecture: Thread Pipelining with Run-time Data Dependence Checking and Control Speculation Proc. of Conference on Parallel Architectures and Compilation Techniques, 1996.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical and Computer Engineering, Nagoya Institute of Technology, Nagoya, Japan

    J. Cui, J. L. Bordim, K. Nakano & T. Hayashi

  2. Department of Intelligence and Computer Engineering, Nagoya Institute of Technology, Showa-ku, Nagoya, 466-8555, Japan

    N. Ishii

Authors
  1. J. Cui
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. J. L. Bordim
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. K. Nakano
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. T. Hayashi
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. N. Ishii
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Centre Universitaire d’Informatique, Université de Genève, 24, rue Général Dufour, CH-1211, Genève 4, Switzerland

    José Rolim

Rights and permissions

Reprints and permissions

Copyright information

© 2000 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Cui, J., Bordim, J.L., Nakano, K., Hayashi, T., Ishii, N. (2000). Multithreaded Parallel Computer Model with Performance Evaluation. In: Rolim, J. (eds) Parallel and Distributed Processing. IPDPS 2000. Lecture Notes in Computer Science, vol 1800. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45591-4_20

Download citation

  • DOI: https://doi.org/10.1007/3-540-45591-4_20

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-67442-9

  • Online ISBN: 978-3-540-45591-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics