Abstract
It has been shown [2] that adiabatic switching can significantly reduce the dynamic power dissipation in an integrated circuit. Due to the overhead in the realization of adiabatic logic blocks [3] the best results are achieved when it is used only for charging dominant loads in an integrated circuit [7]. It has been demonstrated [4] that a multi stage driver is needed for minimal power dissipation. In this article a complete three stage driver including the generation of oscillating supply is described. To obtain a minimal power dissipation during synchronization the resonant frequency has to be constant. Therefore the waveforms for the logic states of the signal and the realization of a single stage differ from those presented in [4]. In the H-SPICE simulations losses of the inductor are taken into account. This allows to estimate the power reduction that is achievable in a real system.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
W. Athas, N. Tzartzanis, W. Mao, L. Peterson, R. Lal, K. Chong, J-S. Moon, L. Svenson, and M. Bolotski. The Design and Implementation os a Low-Power Clock-Powered Microprocessor. Journal od Solid State Circuits, 35(11):1561–1570, 2000.
W.C. Athas, L.J. Svensson, J.G. Koller, N. Tzastzanis, and E.Y-C. Chou. Low-Power Digital Systems Based on Adiabatic-Switching Principles. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2(4):398–406, 1994.
C. Saas, A. Schlaffer, and J.A. Nossek. An adiabatic multiplier. PATMOS 2000, pages 276–284, 2000.
C. Saas, A. Schlaffer, and J.A. Nossek. An adiabatic multi stage driver. ECCTD, 2001.
Takayasu Sakurai, Hiroshi Kawaguchi, and Tadahiro Kuroda. Low Power CMOS Design through Vth Control and Low-Swing Circuits. Institute of Industrial Science, Univ. of Tokyo, 1997.
A. Schlaffer. Entwurf von adiabatischen Schaltungen. PhD thesis, Munich University of Technology, 2000.
B. Voss and M. Glesner. A low power sinusoidal clock. ISCAS, 2001.
C.H. Ziesler, S. Kim, and M.C. Papaefthymiou. A Resonant Clock Generator for Single-Phase Adiabatic Systems. ISLPED, Aug 2001.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Saas, C., Nossek, J.A. (2002). Resonant Multistage Charging of Dominant Capacitances. In: Hochet, B., Acosta, A.J., Bellido, M.J. (eds) Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2002. Lecture Notes in Computer Science, vol 2451. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45716-X_11
Download citation
DOI: https://doi.org/10.1007/3-540-45716-X_11
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-44143-4
Online ISBN: 978-3-540-45716-9
eBook Packages: Springer Book Archive