Abstract
In this paper a new adaptive system bus encoding technique is presented which reduces the power dissipation on a bus by minimizing the weight of the encoded data stream. It is based on dynamically auto-optimizing code tables which are used to map data words unambiguously to code words. The proposed encoding scheme is highly efficient due to its ability to adapt to varying statistical parameters of the data streams to be encoded. Unlike other adaptive techniques presented to date, which are infeasible to implement into hardware due to their tremendous overhead in self dissipated power, the implementation of our encoding technique requires less hardware overhead and does not modify the system bus interface. The fundamentals of the encoding scheme and a hardware-efficient implementation are given. Experimental results showed a reduction in bus transition activity of up to 38%.
This work is sponsored by the DFG within the joint project VIVA under MU 1024/5-2.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Sumant Ramprasad, Naresh R. Shanbhag, and Ibrahim N. Hajj. A Coding Framework For Low-Power Address And Data Busses. IEEE Transactions on VLSI Systems, June 1999.
L. Benini, A. Macii, E. Macii, M. Poncino, and R. Scarsi. Synthesis of Low-Overhead Interfaces for Power-Efficient Communication over Wide Buses. In 36th Design Automation Conference DAC, 1999.
M. Stan and W. Burleson. Limited-weight Codes for Low-power I/O. In Int. Work. on Low Power Design, Apr. 1994.
C. Kretzschmar, R. Siegmund, and D. Mueller.Adaptive Bus EncodingTechnique for Switching Activity Reduced Data Transfer overWide System Buses. In Workshop on Power and Timing Modeling and Optimization PATMOS, pages 66–75, September 2000.
C. Kretzschmar, R. Siegmund, and D. Mueller. Auto-optimizing Bus Encoding for reduced Power Dissipation in Dynamically Reconfigurable Hardware. In International Conference on Enginieering of Reconfigurable Systems and Algorithms ERSA, pages 71–77, June 2001.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kretzschmar, C., Siegmund, R., Müller, D. (2002). A Low Overhead Auto-Optimizing Bus Encoding Scheme for Low Power Data Transmission. In: Hochet, B., Acosta, A.J., Bellido, M.J. (eds) Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2002. Lecture Notes in Computer Science, vol 2451. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45716-X_34
Download citation
DOI: https://doi.org/10.1007/3-540-45716-X_34
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-44143-4
Online ISBN: 978-3-540-45716-9
eBook Packages: Springer Book Archive