Abstract
Matrix algorithms are important in many types of applications including image and signal processing. A close examination of the algorithms used in these, and related, applications reveals that many of the fundamental actions involve matrix algorithms such as matrix multiplication. This paper presents an investigation into the design and implementation of different matrix algorithms such as matrix operations, matrix transforms and matrix decompositions using a novel custom coprocessor system for MATrix algorithms based on Reconfigurable Computing (RCMAT). The proposed RCMAT architectures are scalable, modular and require less area and time complexity with reduced latency when compared with existing structures.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
A. Amira “A Custom Coprocessor for Matrix Algorithms.” PhD thesis, Queen’s University of Belfast, August 2001.
J.P. Heron, “Design and Implementation of Reconfigurable DSP Circuit Architectures on FPGA.” Ph.D thesis 1998, The Queen’s University of Belfast.
W. Marwood, “An Integrated Multiprocessor for Matrix Algorithms.” Ph.D thesis 1995, University of Adelaide, Australia.
S.P. Periyacheri, et al “A MATLAB compiler For Distributed, Heterogeneous, Reconfigurable Computing Systems.” PDCS’99, November 3–5, 1999, Cambridge, MA-USA.
O. Mencer, M. Morf and M.J. Flynn, “PAM-Blox: High Performance FPGA Design for Adaptive Computing.” IEEE Symposium on FPGAs for Custom Computing Machines (FCCM), 1998 Napa Valley.
J. Fadavi-Ardekani, “M x N Booth Encoded Multiplier Generator Using Optimised Wallace Trees.” IEEE Transaction on VLSI Systems, VOL.1, NO. 2, pp 120–125, June 1993.
A. Amira, A. Bouridane, P. Milligan and P. Sage “A High Throughput FPGA Implementation of A Bit-Level Matrix Product.” Proceedings of the IEEE Workshop on Signal Processing Systems Design and Implementation (SIPS), pp 356–364, October 2000, Lousiana, USA.
S.S. Nayak and P.K. Meher, “High throughput VLSI implementation of discrete orthogonal transforms using bit-level vector-matrix multiplier.” IEEE Trans.on Circ.& Syst. II, Analog and Digital Sig. Proc., Vol.46, No.5, pp.655–658. 1999.
S.Y. Kung, “VLSI Array Processors”. Prentice Hall, USA, 1988.
L. Chang and M.Chang Wu, “A bit level systolic array for Walsh-Hadamard transforms.” Signal Processing Vol 31, pp 341–347, 1993.
A. Amira, A. Bouridane and P. Milligan “Accelerating Matrix Product on Reconfigurable Hardware for Signal Processing.” Proceedings of the International Conference on Field Programmable Logic (FPL), Lecture Notes in Computer Science, published by Springer Verlag, pp101–111, August 2001, Belfast.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Amira, A., Bouridane, A., Milligan, P., Bensaali, F. (2002). Custom Coprocessor Based Matrix Algorithms for Image and Signal Processing. In: Glesner, M., Zipf, P., Renovell, M. (eds) Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream. FPL 2002. Lecture Notes in Computer Science, vol 2438. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-46117-5_75
Download citation
DOI: https://doi.org/10.1007/3-540-46117-5_75
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-44108-3
Online ISBN: 978-3-540-46117-3
eBook Packages: Springer Book Archive