Abstract
In this paper we present the design and implementation of architectures suitable for evolving digital circuits and show how these architectures can be instantiated on ‘off-the-shelf’ commercial programmable logic devices such as Field Programmble Gate Arrays (FPGA’s). We discuss architecture details and the design flow from the initial cell specification through to targeting specific commercial devices. We also present an example of such an implementation, where a simple fine-grained programmable logic array is designed and targeted to a number of popular commercial FPGA’s. A critical discussion of this approach is also given.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
H. de Garis, Growing an Artificial Brain with a Million Neural Net Modules Inside a Trillion Cell Cellular Automation Machine, In Proc. 4th Symp. on Micro Machine and Human Science, pages 211–214, 1993.
Xilinx Inc., XC6200 Field Programmable Gate Arrays Datasheet V1.10, San Jose, CA, 1997.
T.C. Fogarty, J.F. Miller, P. Thompson, Evolving Digital Logic Circuits on Xilinx 6000 Family FPGA’s, In P.K. Chawdry, R. Roy, R.K. Pant, eds., Soft Computing in Engineering Design and Manufacturing, pages 299–305, Springer-Verlag, London, 1998.
A. Thompson, An Evolved Circuit, Intrinsic in Silicon, Entwined with Physics, In Tetsuya Higuchi, Masaya Iwata, Weixin Liu, eds., Evolvable Systems: From Biology to Hardware, First International Conference, ICES 96, pages 390–405, Springer-Verlag, Berlin, October 1996. Lectures Notes in Computer Science 1259.
I. Kajiani, et al, A Gate-Level EHW Chip: Implementing GA Operations and Reconfigurable Hardware on a Single LSI, In Moshe Sipper, Daniel Mange, Andres Perez-Uribe, eds., Evolvable Systems: From Biology to Hardware, Second International Conference ICES 98, pages 1–12, Springer-Verlag, Berlin, September 1998. Lecture Notes in Computer Science 1478.
S.A. Guccione, D. Levi, XBI: A Java-Based Interface to FPGA Hardware, In John Schewel, editor, Configurable Computing: Technology and Applications, Proc. SPIE 3526, pages 97–102, Bellingham, WA, November 1998. SPIE — The International Society for Optical Engineering.
Aptix Inc., System Explorer Datasheet, http://www.aptix.com/nova/products.
H. de Garis, Evolvable Hardware: Genetic Programming of a Darwin Machine, In R.F. Albrecht, C.R. Reeves, N.C. Steele, eds., Artificial Neural Nets and Genetic Algorithms, Springer-Verlag, NY, 1993.
D. Levi, S.A. Guccione, GeneticFPGA: A Java-Based Tool for Evolving Stable Circuits, In John Schewel, editor, Reconfigurable Technology: FPGAs for Computing and Applications, Proc. SPIE 3844, pages 114–123, Bellingham, WA, September 1999. SPIE — The International Society for Optical Engineering.
C.E. Shannon, The Synthesis of Two-Terminal Switching Circuits, Bell System Technical Journal, Vol. 28, pages 59–98, January 1949.
Xilinx Inc., Virtex 2.5V Field Programmable Gate Arrays Datasheet V1.7, San Jose, CA, 1999.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Slorach, C., Sharman, K. (2000). The Design and Implementation of Custom Architectures for Evolvable Hardware Using Off-the-Shelf Programmable Devices. In: Miller, J., Thompson, A., Thomson, P., Fogarty, T.C. (eds) Evolvable Systems: From Biology to Hardware. ICES 2000. Lecture Notes in Computer Science, vol 1801. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-46406-9_20
Download citation
DOI: https://doi.org/10.1007/3-540-46406-9_20
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-67338-5
Online ISBN: 978-3-540-46406-8
eBook Packages: Springer Book Archive