Abstract
The paper describes parallel implementation of automatic test vectors generation on multiprocessor systems using Boolean Difference Algorithm. The analysis of the algorithm points out that coarse-grain parallelization involves two types of data-dependencies that require different techniques for removing them: circuit model replication and mutual exclusion mechanisms. Toward balancing load of the work among processors, static and dynamic partitioning of computational task is studied. For each parallelization strategy, the theoretical speedup is estimated in order to select the most efficient implementation. The estimated and measured results show that the speed of automatic test generation can be significantly increased with parallel approach and this is an important achievement in the present technological context, with wide availability of multiprocessors stations.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Chakradhar, S., Agrawal, V.D., Bushnell, M.-Neural Models and Algorithms for Digital Testing, Kluwer Academic, Boston, 1991.
Abramovici, M., Breuer, M.A., Friedman, A.D.-Digital Systems Testing and Testable Design, Computer Science Press, New York, 1990.
Goel, P.-An implicit enumeration algorithm to generate tests for combinational circuits, IEEE Transactions on Computers, vol. 30, no. 3, March 1981.
Kramer, G.-Employing Massive Parallelism in Digital ATPG Algorithms, Proceedings of the IEEE International Test Conference, 1983, pp. 108–112.
Siennicki, J., Bushnell, M.L., Agrawal, P., Agrawal, V.D., An asynchronous Algorithm for Sequential Circuit Test Generation on a Network of Workstations, Proceedings of the 8-th International Conference on VLSI Design, January 1995, pp. 37–42.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ionescu, F., Ionescu, M., Coconu, C., Stoica, V. (2002). Coarse-Grain Parallelization of Test Vectors Generation on Multiprocessor Systems. In: Grigoras, D., Nicolau, A., Toursel, B., Folliot, B. (eds) Advanced Environments, Tools, and Applications for Cluster Computing. IWCC 2001. Lecture Notes in Computer Science, vol 2326. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-47840-X_24
Download citation
DOI: https://doi.org/10.1007/3-540-47840-X_24
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-43672-0
Online ISBN: 978-3-540-47840-9
eBook Packages: Springer Book Archive