Abstract
Architectural solutions and program execution methods for multi-processor systems based on dynamically reconfigurable distributed memory processor clusters are discussed in the paper. First, general assumptions for embedded dynamic cluster computing in distributed memory systems are presented. Then, embedded cluster computing based on the dynamic on-request inter-processor connection reconfiguration is described. Next, embedded cluster computing based on the look-ahead reconfiguration of inter-processor connections is discussed. It includes system architectures with centralized and decentralized connection reconfiguration control. Implementation of the proposed architectural solutions based on some market available processors is also discussed.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
D. Sima, T. Fountain, P. Kacsuk: Advanced Computer Architectures; A Design Space Approach, Addison-Wesley, 1997.
Y. Kanaka, M. Matsuda, M. Ando, K. Kazuto, M. Sato: ”COMPaS”: A Pentium Pro PC-based SMP Cluster and its Experience, IPPS Workshop on Personal Computer Based Networks of Workstations, LNCS 1388, pp. 486–497. 1998.
“Pentium Pro Cluster Workshop”, http://www.scl.ameslab.gov/workshops/
“Scalable Clusters of Commodity Computers”, http://www.csag.cs.uiuc.edu/projects/clusters.html
Encore Computer Corporation, Multimax Technical Summary, March 1987.
D. Lenoski et al.: The Stanford Dash Multi-Processor, IEEE Computer, Vol. 25, N. 3, 1992, pp. 63–79.
Convex Press, Convex Exemplar Architecture, 1994, pp. 239.
M. Tudruj, L. Masko: An Architecture and Task Scheduling Algorithm for Systems Based on Dynamically Reconfigurable Shared Memory Clusters, Proceedings of NATO Advanced Research Workshop on Advanced Environments, Tools and Applications for Cluster Computing, Mangalia, Sept. 2001 also LNCS (this volume) Springer Verlag.
M. Tudruj, L. Masko: A Parallel System Architecture Based on Dynamically Configurable Shared Memory Clusters, Proceedings of Parallel Processing and Applied Mathematics Conference PPAM’2001, Naleczow, Poland, 4–6 Sept. 2001, LNCS, Springer Verlag.
M. Tudruj: Multi-transputer architectures with the look-ahead dynamic link connection reconfiguration, World Transputer Congress’95, Harrogate, U.K., September 1995.
M. Tudruj: Look-Ahead Dynamic Reconfiguration of Link Connections in Multi-Processor Architectures, Parallel Computing’95, Gent, Sept. 1995, pp. 539–546.
T. Muntean: SUPERNODE, Architecture Parallele, Dynamiquement Reconfigurable de Transputers, 11-emes Journees sur l’Informatique, Nancy, January. 1989.
P. Jones, A. Murta: The Implementation of a Run-Time Link-Switching Environment for Multi-Transputer Machines, Proc. of the NATUG 2 Meeting, Durham, Oct. 1989.
A. Bauch, R. Braam, E. Maehle: DAMP-A Dynamic Reconfigurable Multiprocessor System With a Distributed Switching Network, 2-nd European Conf. on Distributed Memory Computing, Munich, 22–24 April, 1991, pp. 495–504
M. Tudruj: Dynamically Reconfigurable Multi-Transputer Systems with Serial Bus Control, EUROMICRO’92 Short Notes, Microprogramming and Microprocessing., V. 37, 1993, pp. 149–152.
M. Tudruj: “Connection by Communication” Paradigm for Dynamically Reconfigurable Multi-Processor Systems, Proc. of the Int. Conf. on Parallel Computing in Electrical Engineering, PARELEC’2000, Trois-Rivieres, Canada, Aug. 2000, pp. 74–78.
J. Duato et al.: A High Performance Router Architecture for Interconnection Networks, Proceedings of the International Conference on Parallel Processing, 1996, Vol. 1, pp. 61–68.
E. Laskowski, M. Tudruj: Program Graph Partitioning for Execution by Processor Clusters with the Look-Ahead Connection Reconfiguration, Proc. of the Int. Conf. on Parallel Computing in Electrical Engineering, PARELEC’98, 2–5 Sept. 1998, Bialystok, Poland, pp. 94–99.
E. Laskowski, M. Tudruj: A Testbed for Parallel Program Execution with Dynamic Look-Ahead Inter-Processor Connections, Proc. of the Int. Conf. on Parallel Processing and Applied Mathematics Conference, PPAM’99, 14–17 Sept. 1999, Kazimierz Dolny, Poland, pp. 427–436.
M. Tudruj, B. Toursel, R. Briki: Look-Ahead Dynamic Inter-processor Connection Reconfiguration Based on Multi-Bus Connection Switches, Proc. of the Itl. Conf. on Parallel Computing in Electrical Engineering, PARELEC‘98, Bialystok, Sept. 1998, pp. 86–93.
M. Tudruj, B. Toursel, R. Briki: Multiple-Bus Inter-Processor Communication with the Look-Ahead Connection Setting, Proc. of the 3-rd Int. Conf. Parallel Processing and Applied Mathematics Conference, PPAM’99, Kazimierz Dolny, Sept. 1999, pp. 228–237.
Texas Instruments, TMS320C4x User’s Guide, 1992.
Analog Devices Ltd, Digital Signal Processing, http://www.analog.com/technology/dsp/index.html
Berkeley Design Technology Inc., Buyer’s Guide to DSP Processors, 1995.
Transtech Parallel Systems Ltd., http://www.transtech.co.uk
Transtech-DSP Ltd, Analog Devices DSP Cards, http://www.transtech-dsp.com/sharcdsp/index.html
Apha Data Parallel Systems Ltd, http://www.alphadata.co.uk/hardhome.html
Sundance Multiprocessor Technology Ltd., Boards and Modules, http://www.sundance.com/index.html
Applied Micro Circuits Corporation, Network Interface Products, Data Book, 1999.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Tudruj, M. (2002). Embedded Cluster Computing through Dynamic Reconfigurability of Inter-processor Connections. In: Grigoras, D., Nicolau, A., Toursel, B., Folliot, B. (eds) Advanced Environments, Tools, and Applications for Cluster Computing. IWCC 2001. Lecture Notes in Computer Science, vol 2326. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-47840-X_8
Download citation
DOI: https://doi.org/10.1007/3-540-47840-X_8
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-43672-0
Online ISBN: 978-3-540-47840-9
eBook Packages: Springer Book Archive