Skip to main content
SpringerLink
Log in

Communication Bandwidth of Parallel Programming Models on Hybrid Architectures

  • Conference paper
  • First Online:
High Performance Computing (ISHPC 2002)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2327))

Included in the following conference series:

Abstract

Most HPC systems are clusters of shared memory nodes. Parallel programming must combine the distributed memory parallelization on the node inter-connect with the shared memory parallelization inside of each node. This paper introduces several programming models for hybrid systems. It focuses on programming methods that can achieve optimal inter-node communication bandwidth and on the hybrid MPI+OpenMP approach and its programming rules. The communication behavior is compared with the pure MPI programming paradigm and with RDMA and NUMA based programming models.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Assure and AssureView, http://www.kai.com/parallel/kappro/assure/.

  2. Eduard Ayguade, Marc Gonzalez, Jesus Labarta, Xavier Martorell, Nacho Navarro, and Jose Oliver, NanosCompiler: A Research Platform for OpenMP Extensions, in proceedings of the 1st European Workshop on OpenMP (EWOMP’99), Lund, Sweden, Sep. 1999.

    Google Scholar 

  3. Siegfried Benkner, Thomas Brandes, High-Level Data Mapping for Clusters of SMPs, in proceedings of the 6th International Workshop on High-Level Parallel Programming Models and Supportive Environments, HIPS 2001, San Francisco, USA, April 2001, Springer LNCS 2026, pp 1–15.

    Google Scholar 

  4. Holger Brunst, Wolfgang E. Nagel, and Hans-Christian Hoppe, Group Based Performance Analysis for Multithreaded SMP Cluster Applications, in proceedings of Euro-Par2001, R. Sakellariou, J. Keane, J. Gurd, L. Freeman (Eds.), Manchester, UK, August 28.–31., 2001, LNCS 2150, Springer, 2001, pp 148–153.

    Google Scholar 

  5. R. Berrendorf, M. Gerndt, W. E. Nagel and J. Prumerr, SVM Fortran, Technical Report IB-9322, KFA Julich, Germany, 1993, http://www.fz-juelich.de/zam/docs/printable/ib/ib-93/ib-9322.ps.

    Google Scholar 

  6. Frank Cappello and Daniel Etiemble, MPI versus MPI+OpenMP on the IBM SP for the NAS benchmarks, in Proc. Supercomputing’00, Dallas, TX, 2000. http://citeseer.nj.nec.com/cappello00mpi.html

  7. William W. Carlson, Jesse M. Draper, David E. Culler, Kathy Yelick, Eugene Brooks, and Karen Warren, Introduction to UPC and Language Specification, CCS-TR-99-157, May 13, 1999, http://www.super.org/upc/, http://www.gwu.edu and http://projects.seas.gwu.edu/~hpcl/upcdev/upctr.pdf.

  8. Robert B. Ciotti, James R. Taft, and Jens Petersohn, Early Experiences with the 512 Processor Single System Image Origin2000, proceedings of the 42nd International Cray User Group Conference, SUMMIT 2000, Noordwijk, The Netherlands, May 22–26, 2000, http://www.cug.org.

  9. Tarek El-Ghazawi, and Sébastien Chauvin, UPC Benchmarking Issues, proceedings of the International Conference on Parallel Processing, 2001, pp 365–372, http://projects.seas.gwu.edu/~hpcl/upcdev/UPC_bench.pdf.

  10. W. Gropp and E. Lusk and N. Doss and A. Skjellum, A high-performance, portable implementation of the MPI message passing interface standard, in Parallel Computing 22–6, Sep. 1996, pp 789–828.

    Google Scholar 

  11. Jonathan Harris, Extending OpenMP for NUMA Architectures, in proceedings of the Second European Workshop on OpenMP, EWOMP 2000, http://www.epcc.ed.ac.uk/ewomp2000/.

  12. D. S. Henty, Performance of hybrid message-passing and shared-memory parallelism for discrete element modeling, in Proc. Supercomputing’00, Dallas, TX, 2000. http://citeseer.nj.nec.com/henty00performance.html

  13. Alice E. Koniges, Rolf Rabenseifner, Karl Solchenbach, Benchmark Design for Characterization of Balanced High-Performance Architectures, in proceedings, 15th International Parallel and Distributed Processing Symposium (IPDPS’01), Workshop on Massively Parallel Processing, April 23–27, 2001, San Francisco, USA.

    Google Scholar 

  14. Richard D. Loft, Stephen J. Thomas, and John M. Dennis, Terascale spectral element dynamical core for atmospheric general circulation models, in proceedings, SC 2001, Nov. 2001, Denver, USA.

    Google Scholar 

  15. John Merlin, Distributed OpenMP: Extensions to OpenMP for SMP Clusters, in proceedings of the Second European Workshop on OpenMP, EWOMP 2000, http://www.epcc.ed.ac.uk/ewomp2000/.

  16. Message Passing Interface Forum. MPI: A Message-Passing Interface Standard, Rel. 1.1, June 1995, http://www.mpi-forum.org.

  17. Message Passing Interface Forum. MPI-2: Extensions to the Message-Passing Interface, July 1997, http://www.mpi-forum.org.

  18. Matthias M. Müller, Compiler-Generated Vector-based Prefetching on Architectures with Distributed Memory, in High Performance Computing in Science and Engineering’ 01, W. Jer and E. Krause (eds), Springer, 2001.

    Google Scholar 

  19. The NANOS Project, Jesus Labarta, et al, http://research.ac.upc.es/hpc/nanos/.

  20. R. W. Numrich, and J. K. Reid, Co-Array Fortran for Parallel Programming, ACM Fortran Forum, volume 17, no 2, 1998, pp 1–31, http://www.co-array.org and ftp://matisa.cc.rl.ac.uk/pub/reports/nrRAL98060.ps.gz.

    Article  Google Scholar 

  21. OpenMP Group, http://www.openmp.org.

  22. Rolf Rabenseifner and Alice E. Koniges, Effective Communication and File-I/O Bandwidth Benchmarks, in Recent Advances in Parallel Virtual Machine and Message Passing Interface, proceedings of the 8th European PVM/MPI Users’ Group Meeting, Santorini/Thera, Greece, LNCS 2131, Y. Cotronis, J. Dongarra (Eds.), Springer, 2001, pp 24–35.

    Chapter  Google Scholar 

  23. Rolf Rabenseifner, Effective Bandwidth (b_eff) and I/O Bandwidth (b_eff_io) Benchmark, http://www.hlrs.de/mpi/b_eff/ and http://www.hlrs.de/mpi/b_eff_io/.

  24. Mitsuhisa Sato, Shigehisa Satoh, Kazuhiro Kusano and Yoshio Tanaka, Design of OpenMP Compiler for an SMP Cluster, in proceedings of the 1st European Workshop on OpenMP (EWOMP’99), Lund, Sweden, Sep. 1999, pp 32–39. http://citeseer.nj.nec.com/sato99design.html

  25. Alex Scherer, Honghui Lu, Thomas Gross, Willy Zwaenepoel, Transparent Adaptive Parallelism on NOWs using OpenMP, in proceedings of the Seventh Conference on Principles and Practice of Parallel Programming (PPoPP’ 99), May 1999, pp 96–106.

    Google Scholar 

  26. Weisong Shi, Weiwu Hu, and Zhimin Tang, Shared Virtual Memory: A Survey, Technical report No. 980005, Center for High Performance Computing, Institute of Computing Technology, Chinese Academy of Sciences, 1998, http://www.ict.ac.cn/chpc/dsm/tr980005.ps.

  27. Lorna Smith and Mark Bull, Development of Mixed Mode MPI / OpenMP Applications, in proceedings of Workshop on OpenMP Applications and Tools (WOMPAT 2000), San Diego, July 2000.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. High-Performance Computing-Center (HLRS), University of Stuttgart, Allmandring 30, D-70550, Stuttgart, Germany

    Rolf Rabenseifner

Authors
  1. Rolf Rabenseifner
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Institute of Software Science, University of Vienna, Liechtensteinstr. 22, 1090, Vienna, Austria

    Hans P. Zima

  2. Department of Information and Computer Science, Nara Women’s University, Kitauoyanishimachi, Nara City, 630-8506, Japan

    Kazuki Joe

  3. Institute of Information Science and Electronics, University of Tsukuba, Tenno-dai 1-1-1, Tsukuba, Ibaraki, 305-8577, Japan

    Mitsuhisa Sato

  4. Internet Systems Research Laboratories, NEC Corporation, 4-1-1, Miyazaki, Miyamae, Kawasaki, Kanagawa, 216-8555, Japan

    Yoshiki Seo

  5. Kyoto University, Yoshidahonmachi, Sakyo-ku, Kyoto, 606-8501, Japan

    Masaaki Shimasaki

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Rabenseifner, R. (2002). Communication Bandwidth of Parallel Programming Models on Hybrid Architectures. In: Zima, H.P., Joe, K., Sato, M., Seo, Y., Shimasaki, M. (eds) High Performance Computing. ISHPC 2002. Lecture Notes in Computer Science, vol 2327. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-47847-7_37

Download citation

  • DOI: https://doi.org/10.1007/3-540-47847-7_37

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-43674-4

  • Online ISBN: 978-3-540-47847-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation