Skip to main content
Springer Nature Link
Log in

Compiling for SIMD Within a Register

  • Conference paper
  • First Online:
Languages and Compilers for Parallel Computing (LCPC 1998)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1656))

  • 358 Accesses

Abstract

Although SIMD (Single Instruction stream Multiple Data stream) parallel computers have existed for decades, it is only in the past few years that a new version of SIMD has evolved: SIMD Within A Register (SWAR). Unlike other styles of SIMD hardware, SWAR models are tuned to be integrated within conventional microprocessors, using their existing memory reference and instruction handling mechanisms, with the primary goal of improving the speed of specific multimedia operations.

Because the SWAR implementations for various microprocessors vary widely and each is missing instructions for some SWAR operations that are needed to support a more general, portable, high-level SIMD execution model, this paper focuses on how these missing operations can be implemented using either the existing SWAR hardware or even conventional 32-bit integer instructions. In addition, SWAR offers a few new challenges for compiler optimization, and these are briefly introduced.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Advanced Micro Devices, Inc.: AMD-K6 Processor Multimedia Extensions, Advanced Micro Devices, Inc., Sunnyvale, California, March 1997.

    Google Scholar 

  2. Cyrix Corporation, Multimedia Instruction Set Extensions for a Sixth-Generation x86 Processor, Cyrix Corporation, ftp://ftp.cyrix.com/developr/hc-mmx4.pdf, August 1996.

  3. Digital Equipment Corporation, Alpha Architecture Handbook, Version 3, Digital Equipment Corporation, Maynard, Massachusetts, October 1996.

    Google Scholar 

  4. Intel Corporation, Intel Architecture MMX Technology: Programmer’s Reference Manual, Intel Corporation, http://developer.intel.com/drg/mmx/Manuals/prm/prm_covr.htm, Mar. 1996.

  5. Ruby B. Lee, Accelerating Multimedia with Enhanced Microprocessors, IEEE Micro, 15(2):22–32, April 1995.

    Article  Google Scholar 

  6. Ruby Lee and Jerry Huck, HP Technical Computing — 64-bit and Multimedia in the PA-RISC 2.0 Architecture, Hewlett-Packard Company, http://hpcc997.external.hp.com:80/wsg/strategies/pa2go3/pa2go3.html, June 1996.

  7. Silicon Graphics, Inc., MIPS Digital Media Extension, Silicon Graphics, Inc., http://www.sgi.com/MIPS/arch/ISA5/, 1996.

  8. Sun Microsystems, Inc., The VIS Instruction Set, Sun Microelectronics, Sun Microsystems Corporation, http://www.sun.com/sparc/vis/index.html, April 1997.

  9. Integrated Device Technology, Inc., IDT WinChip Home Page, Integrated Device Technology, Inc., http://www.winchip.com/, 1998.

  10. Advanced Micro Devices, Inc.: 3DNow! Technology Manual, Advanced Micro Devices, Inc., http://www.amd.com/K6/k6docs/pdf/21928c.pdf, 1998.

Download references

Author information

Authors and Affiliations

  1. School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, 47907-1285, USA

    Randall J. Fisher & Henry G. Dietz

Authors
  1. Randall J. Fisher
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Henry G. Dietz
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Department of Computer Science, The University of North Carolina, Chapel Hill, NC, 27599-3175, USA

    Siddhartha Chatterjee  & Jan F. Prins  & 

  2. Department of Computer Science and Engineering, University of California at San Diego, 9500 Gilman Drive, La Jolla, CA, 92093-0114, USA

    Larry Carter  & Jeanne Ferrante  & 

  3. Department of Computer Science, Purdue University, 1398 Computer Science Building, West Lafayette, IN, 47907, USA

    Zhiyuan Li

  4. Intel Corporation, 2200 Mission College Boulevard, RN6-18, Santa Clara, CA, 95052, USA

    David Sehr

  5. Department of Computer Science and Engineering, University of Minnesota, Minneapolis, MN, 55455, USA

    Pen-Chung Yew

Rights and permissions

Reprints and permissions

Copyright information

© 1999 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Fisher, R.J., Dietz, H.G. (1999). Compiling for SIMD Within a Register. In: Chatterjee, S., et al. Languages and Compilers for Parallel Computing. LCPC 1998. Lecture Notes in Computer Science, vol 1656. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-48319-5_19

Download citation

  • DOI: https://doi.org/10.1007/3-540-48319-5_19

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-66426-0

  • Online ISBN: 978-3-540-48319-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics