Abstract
As circuits increase in size and complexity, there is an ever demanding requirement to accelerate the processing speed of logic simu- lation. Parallel processing has been perceived as an obvious candidate to assist in this goal and numerous parallel processing systems have been investigated. Unfortunately, large speedup figures have eluded these ap- proaches. A large communication overhead due to basic passing of values between processors, elaborate measures to avoid or recover from dead- lock and load balancing techniques, is the principal barrier to achieving high speedup. This paper presents an Associative memory architecture which is the basis of a machine APPLES(Associative Parallel Processor for Logic Event Simulation), specifically designed for parallel discrete event logic simulation. A scan mechanism replaces inter-process commu- nication. This mechanism is well disposed to parallelisation. The machine has been evaluated theoretically and empirically.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Breur et al: Diagnosis and Reliable Design of Digital Systems. Computer-Science Press, New York (1976).
Howard et al: Introduction to the IBM Los Gatos Simulation Machine. Proc IEEE Int. Conf. Computer Design: VLSI in Computers. (Oct 1983) 580–583.
Pfister: The Yorktown Simulation Engine. Introduction 19th ACM/IEEE Design Automation Conf, (June 1982), 51–54.
Dunn: IBM’s Engineering Design System Support for VLSI Design and Verification. IEEE Design and Test Computers, (February 1984) 30–40.
Agrawal et al: Logic Simulation and Parallel Processing Intl Conf on Computer Aided Design (1990).
Soule et al: Parallel Logic Simulation on General purpose machines. Proc Design Automation Conf, (June 1988), 166–171.
Mueller-Thuns et al: Benchmarking Parallel Processing Platforms: An Application Perspective. IEEE Trans on Parallel and Distributed systems, 4 No 8 (Aug 1993).
Chandy et al: Asynchronous Distributed Simulation via Sequence of Parallel Computations. Comm ACM 24(ii) (April 1981), 198–206.
Bryant: Simulation of Packet Communications Architecture Computer Systems. Tech report MIT-LCS-TR-188. MIT Cambridge (1977).
Briner: Parallel Mixed Level Simulation of Digital Circuits Virtual Time. Ph. D thesis. Dept of El. Eng, Duke University, (1990).
Jefferson: Virtual time. ACM Trans Programming languages systems, (July 1985) 404–425.
Banerjee: Parallel Algorithms for VLSI Computer-Aided Design. Prentice-Hall, 1994
Kravitz et al: Massively Parallel SwitchLev el Simulation: A Feasibility Study. IEEE Trans. Computer-aided-Design Integrated Circuits Systems, 10(7), (July 1991).
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Dalton, D. (1999). The Speedup Performance of an Associative Memory Based Logic Simulator. In: Malyshkin, V. (eds) Parallel Computing Technologies. PaCT 1999. Lecture Notes in Computer Science, vol 1662. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-48387-X_22
Download citation
DOI: https://doi.org/10.1007/3-540-48387-X_22
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-66363-8
Online ISBN: 978-3-540-48387-8
eBook Packages: Springer Book Archive