Skip to main content

Hierarchical Block Matching Motion Estimation on a Hypercube Multiprocessor

  • Conference paper
  • First Online:
Parallel Computation (ACPC 1999)

Abstract

Block matching motion estimation algorithms are widely used in video coding schemes. In this paper, we design an efficient hierarchical block matching motion estimation (HBMME) algorithm on a hypercube multiprocessor. Unlike systolic array designs, this solution is not tied down to specific values of algorithm parameters and thus offers increased flexibility. Moreover, the hypercube network can efficiently handle the non regular data flow of the HBMME algorithm. We also assume that our multiprocessor is fine grained in contrast to most programmable architectures used in video coding where processors usually have a large local memory. Apart from its practicality, the constraint of limited local memory makes the algorithm design more challenging and thus more theoretically interesting.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Ranka, S., Sahni, S.: Hypercube Algorithms with Applications to Image Processing and Pattern Recognition. Springer-Verlag, 1990

    Google Scholar 

  2. Leighton, T.: Introduction to Parallel Algorithms and Architectures: Arrays-Trees-Hypercubes. Morgan Kauffman Publishers, San Mateo, California, 1992

    MATH  Google Scholar 

  3. Tekalp, M.: Digital Video Processing. Prentice Hall Signal Processing Series1995

    Google Scholar 

  4. Pirch, P., Demassieux N., Gehrke, W.: VLSI Architectures for Video Compression-A Survey. Proceedings of the IEEE Vol. 83 No. 2 February 1995, 220–246

    Article  Google Scholar 

  5. Cheng, S., Hang, H.: A Comparison of Block-Matching Algorithms Mapped to Systolic-Array Implementation. IEEE Transactions on Circuits and Systems for Video Technology, Vol. 7, No. 5, October 1997, 741–757

    Article  Google Scholar 

  6. Gupta, G., Chakrabarti, C.: Architectures for Hierarchical and Other Block Matching Algorithms. IEEE Transactions on Circuits and Systems for Video Technology, Vol. 5, No. 6, December 1995, 477–489

    Article  Google Scholar 

  7. Komarek, T., Pirsch, P.: VLSI Architectures for Hierarchical Block Matching Algorithm. IFIP Workshop, Grenoble, France, Dec. 1989, 168–181

    Google Scholar 

  8. De Vos, L.: VLSI Architectures for the Hierarchical Block-Matching Algorithms for HDTV Applications. Proc. SPIE Visual Commun. Image Processing ’90, vol. 1360, 398–409

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1999 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Konstantopoulos, C., Svolos, A., Kaklamanis, C. (1999). Hierarchical Block Matching Motion Estimation on a Hypercube Multiprocessor. In: Zinterhof, P., Vajteršic, M., Uhl, A. (eds) Parallel Computation. ACPC 1999. Lecture Notes in Computer Science, vol 1557. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-49164-3_25

Download citation

  • DOI: https://doi.org/10.1007/3-540-49164-3_25

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-65641-8

  • Online ISBN: 978-3-540-49164-4

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics