Abstract
The finite fields GF(2m) play a central role in the implementation of BCH/Reed-Solomon coders and decoders. Also, these fields are attractive in some data encryption systems. In this paper we describe a method for designing a parallel multiplier for GF(2m) that is both speed and area efficient. The multiplier proposed is based on the conventional (or polynomial) base representation. From our multiplier we can derive the one introduced by Bartee and Schneider [9]. Their multiplier has been considered unsuitable for VLSI because of lack of modularity. Our approach shows that this multiplier is indeed modular and can also exhibit a high degree of regularity. It is thus well suited for VLSI. Compared to the best parallel design available today, our design requires, roughly, only half the number of gates and still achieves a high operational speed. The speed, size and regularity of our design depends on the irreducible polynomial used to generate the field. In the paper we derive two simple selection criteria for choosing the irreducible polynomial in order to obtain a good design. Also, we present a list of best polynomials for m≤16.
Preview
Unable to display preview. Download preview PDF.
References
F.J. MacWilliams and N.J. Sloane, The Theory of Error-Correcting Codes, Amsterdam: North-Holland 1986.
W.W. Peterson and E.J. Weldon, Error-Correcting Codes, Cambridge, MA: MIT Press, 1972.
R.E. Blahut, Theory and Practice of Error Control Codes, Reading, MA: Addison-Wesley, 1984.
R.E. Blahut, A Universal Reed-Solomon Decoder, IBM J. Res. Develop., vol.28 no.2, pp.150–158, 1984.
K.Y. Liu, Architecture for VLSI Design of Reed-Solomon Decoders, IEEE Trans. Comput., vol. C-33, pp.178–189, 1984.
C.C. Wang, T.K. Truong, H.M. Shao, L.J. Deutsch, J.K. Omura and I.S. Reed, VLSI Architectures for Computing Multiplications and Inverses in GF(2m), IEEE Trans. Comput., vol. C-34, pp. 709–717, Aug. 1985.
C.S. Yeh, I.S. Reed and T.K. Truong, Systolic Multipliers for Finite Fields GF(2m), IEEE Trans. Comput., vol. C-33, pp. 357–360, Apr. 1984.
B.A. Laws and C.K. Rushforth, A Cellular-Array Multiplier for GF(2m), IEEE Trans. Comput., vol. C-20, pp. 1573–1578, Dec. 1971.
T.C. Bartee and D.I. Schneider, Computations with Finite Fields, Inform. Contr., vol. 6, pp. 79–98, Mar. 1963.
N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, Reading, MA: Addison-Wesley, 1985.
A. Gill, Linear Sequential Circuits, New York: MacGraw-Hill, 1967.
L.E. Dickson, Linear Groups with an Exposition of the Galois Field Theory, New York: Dover, 1958.
J.H. v. Lint, Introduction to Coding Theory, New York: Springer, 1982.
N. Zierler, J. Brilluart, On Primitive Trinomials (Mod 2), Inform. Contr. vol. 13, pp. 541–554, 1968.
H.O. Burton, Inversionless Decoding of Binary BCH Codes, IEEE Trans. Inform. Theory, vol. IT-17, no.4, pp. 464–466, July 1971.
R. Lidl, H. Niederreiter, Finite Fields, Reading, MA: Addison-Wesley, 1983.
E.D. Mastrovito, VLSI Designs for Computations over Finite Fields GF(2m), Internal Report LiTH-ISY-I— (to be printed), Linköping University, Sweden, 1988.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1989 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Mastrovito, E.D. (1989). Vlsi designs for multiplication over finite fields GF(2m). In: Mora, T. (eds) Applied Algebra, Algebraic Algorithms and Error-Correcting Codes. AAECC 1988. Lecture Notes in Computer Science, vol 357. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-51083-4_67
Download citation
DOI: https://doi.org/10.1007/3-540-51083-4_67
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-51083-3
Online ISBN: 978-3-540-46152-4
eBook Packages: Springer Book Archive