Abstract
This paper discusses an analytical model for evaluating the performance of any message passing multiprocessor achieving concurrency by domain decomposition i.e., by partitioning the data domain into sub-domains, computation on each of which is carried out on a different processor.
Studies on different numerical algorithms reveal that execution of an algorithm can be modelled as repetitive cycles where a cycle consists of computation followed by communication or it may consist of computation with overlapped communication. The expression for parallel execution times and speed-ups are given for different models of algorithm execution when the data domain is partitioned into sub-domains of equal size and all the processors execute the same program.
The model has been validated by measurements on a parallel processing system based on four Transputers and the results reveal that the model proposed here can predict the performance with high accuracy. The model is being used in C-DAC to predict the performance of matrix algorithms for a variable number of Transputers and for different sizes of the data sub-domain assigned to each processor.
Preview
Unable to display preview. Download preview PDF.
References
S Srinivas, A Basu, K Gopinath and A Paulraj, Shared Memory vs. Message Passing in Parallel Computers: Emerging Perspectives, Proc. Indo-US Workshop on Spectral Analysis in One and Two Dimensions, New Delhi, November 1989
G Fox, M Johnson, G Luzenga, S Otto, J Salmon and D Walker, Solving Problems on Concurrent Processors, Vol. 1, Prentice Hall, New Jersey, 1988
D Vrasolvic, D Siewiorek, Z Segall, and E Gehringer, Performance Prediction for Multiprocessor Systems, Proc. International Conference on Parallel Processing, Bellaire, MI, August 1984
D A Reed and R M Fujimoto, Multicomputer Networks: Message-Based Parallel Processing, The MIT Press, Cambridge, 1987, pp 268–303
R W Hockney and C R Jesshope, Parallel Computers 2, Adam Hilger, U K, 1988
Inmos Ltd., The Transputer Data Book, Inmos Ltd., Bristol, U K, 1988
Inmos Ltd., OCCAM 2 Reference Manual, Prentice Hall, New Jersey, 1988
S Srinivas, A Basu, K G Kumar and A Paulraj, Performance Analysis and Estimation of a Parallel Iterative Algorithm on Transputer Arrays, submitted for publication
S Srinivas, A Basu, K G Kumar and A Paulraj, A Parallel Matrix Multiplication on Transputer Networks: Performance Analysis and Estimation, Proc. Fourth Annual Symposium on Parallel Processing (IEEE), Fullerton, California, April 1990
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1990 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Basu, A., Srinivas, S., Kumar, K.G., Paulraj, A. (1990). A model for performance prediction of message passing multiprocessors achieving concurrency by domain decomposition. In: Burkhart, H. (eds) CONPAR 90 — VAPP IV. VAPP CONPAR 1990 1990. Lecture Notes in Computer Science, vol 457. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-53065-7_89
Download citation
DOI: https://doi.org/10.1007/3-540-53065-7_89
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-53065-7
Online ISBN: 978-3-540-46597-3
eBook Packages: Springer Book Archive