Skip to main content
SpringerLink
Log in

A hierarchical multirate method for circuit simulation on parallel computers

  • Computer Architecture, Concurrency, Parallelism, Communication And Networking
  • Conference paper
  • First Online:
Advances in Computing and Information — ICCI '90 (ICCI 1990)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 468))

Included in the following conference series:

  • 144 Accesses

Abstract

A hierarchical iterative method for electrical simulation of large integrated circuits is presented, which shows a large amount of method-inherent parallelism. After a short introduction the method and its implementation are discussed. A simple example demonstrates how concurrency is exploited.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

6 References

  1. N.G.B. Rabbat, A.L. Sangiovanni-Vincentelli, H.Y. Hsieh, “A multilevel Newton algorithm with macromodeling and latency for the analysis of large-scale nonlinear circuits in the time domain”, IEEE Trans. on CAS-29, p.733–740, March 1982

    Google Scholar 

  2. J.K. White, “The Multirate Integration Properties of Waveform Relaxation with Applications to Circuit Simulation and Parallel Computing”, Berkeley Memo UCB/ERL 85/90, November 1985

    Google Scholar 

  3. J.W. Kantorovich, “Functional analysis in normed spaces”, 1959

    Google Scholar 

  4. B. Klaassen, K.L. Paap, P.G. Ploeger, “Improved Waveform-Relaxation-Newton Method”, Proc. of the 1989 IEEE ISCAS, p.856–859, Portland OR., May 1989

    Google Scholar 

  5. W. Hoyer, J.W. Schmidt, “Newton-type decomposition methods for equations arising in network analysis”, ZAMM 64, 1984

    Google Scholar 

  6. R.A. Saleh, A.R. Newton, “The Exploitation of Latency and Multirate Behavior Using Nonlinear Relaxation for Circuit Simulation”, IEEE Trans. on CAD-8, No. 12, p. 1286–1298, Dec. 1989

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Gesellschaft für Mathematik und Datenverarbeitung, Postfach 1240, D-5205, St. Augustin, West Germany

    Bernhard Klaassen

Authors
  1. Bernhard Klaassen
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

S. G. Akl F. Fiala W. W. Koczkodaj

Rights and permissions

Reprints and permissions

Copyright information

© 1991 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Klaassen, B. (1991). A hierarchical multirate method for circuit simulation on parallel computers. In: Akl, S.G., Fiala, F., Koczkodaj, W.W. (eds) Advances in Computing and Information — ICCI '90. ICCI 1990. Lecture Notes in Computer Science, vol 468. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-53504-7_107

Download citation

  • DOI: https://doi.org/10.1007/3-540-53504-7_107

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-53504-1

  • Online ISBN: 978-3-540-46677-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation