Chapter PDF
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
M. J. C. Gordon: Why High-Order Logic is a good Formalism for Specifying and Verifying Hardware; Milne/Subrahmanyam (Eds.), Formal Aspects of VLSI Design, Proc. Edinburgh Workshop on VLSI 1985, North-Holland 1986, pp. 153–178.
J. Joyce: More Reasons Why Higher-Order Logic is a Good Formalism for Specifiying and Verifying Hardware; Proc. International Workshop on Formal Methods in VLSI Design, Miami, January 1991.
A. Camilleri, M. J. C. Gordon, T. Melham: Hardware Verification using Higher-Order Logic; Borrione (Ed.), Proc. IFIP Workshop on “From H.D.L. Descriptions to Guaranteed Correct Circuit Design”, Grenoble 1986, North-Holland, pp. 43–67.
S. Finn, M. Fourman, M. Francis, B. Harris: Formal System Design — Interactive Synthesis based on Computer Assisted Formal Reasoning; Proc. Intl. Workshop on Applied Formal Methods for Correct VLSI Design, Leuven, Nov. 1989.
F.K. Hanna, N. Daeche: Specification and Verification of Digital Systems Using Higher-Order Predicate Logic; IEE Proc. Pt. E, Vol. 133, No. 3, September 1986, pp. 242–254.
A. Cohn: Correctness Properties of the Viper Block Model: The Second Level; Current Trends in Hardware Verification and Automated Theorem Proving, Springer Verlag, 1988.
W.J. Cullyer: Implementing Safety Critical Systems: The VIPER Microprocessor; VLSI Specification, Verification and Synthesis, Eds. Birwistle G. and Subrahmanyam P.A., Kluwer, 1988.
J.Joyce: Formal Verification and Implementation of a Microprocessor, VLSI Specification, Verification and Synthesis, Eds. Birwistle G. and Subrahmanyam P.A., Kluwer, 1988.
J.R. Burch, E.M. Clarke, K.L. McMillan, D.L. Dill: Sequential Circuit Verification Using Symbolic Model Checking; Proc. 27th Design Automation Conference (DAC 90), 1990, pp. 46–51.
O. Coudert, C. Berthet, J.C. Madre: Verification of Synchronous Sequential Machines Based on Symbolic Execution; Proc. Workshop on Automatic Verification Methods for Finite State Systems, Grenoble, June 1989.
T. Kropf, H.-J. Wunderlich: A Common Approach to Hardware Verification and Test Generation Based on Temporal Logic; Proc. International Test Conference (ITC 91), Nashville, 1991.
Abstract Hardware Limited: LAMBDA — Logic and Mathematics behind Design Automation; User and Reference Manuals, Version 3.1, 1990.
K. Schneider, R. Kumar, T. Kropf: Structuring Hardware Proofs: First Steps towards Automation in a Higher-Order Environment; Proc. VLSI '91, Edinburgh, P.B. Denyer, A. Halaas (Eds.), North-Holland, 1991.
M. Gordon: A Proof Generating System for Higher-Order Logic; VLSI Specification, Verification and Synthesis, Eds. Birwistle G. and Subrahmanyam P.A., Kluwer, 1988.
M. Fitting: First-Order Logic and Automated Theorem Proving; Springer Verlag, 1990.
J.H. Gallier: Logic for Computer Science: Foundations of Automatic Theorem Proving; Harper & Row Computer Science and Technology Series No. 5, Harper & Row Publishers, New York, 1986.
Oppacher E., Suen: HARP: A Tableaux-based Theorem Prover, Journal of Automated Reasoning; Vol. 4, 1988, pp. 69–100.
J.A. Robinson: A Machine-oriented logic based on the resolution principle; Journal of the ACM, Vol. 12, pp. 23–41, 1965.
K. Schneider: Ein Sequenzenkalkül für die Hardware-Verifikation in HOL; Diploma Thesis, Institute of Computer Design and Fault-Tolerance, University of Karlsruhe, 1991.
Schneider K., Kumar R., Kropf T.: Technical Report, Dept. of Comp. Sc. Univ. of Karlsruhe, 1991, (to appear).
R. Kumar, T. Kropf, K. Schneider: Integrating a First-Order Automatic Prover in the HOL Environment; Proc. 1991 International Tutorial and Workshop on the HOL Theorem Proving System and its Applications, Davis, California, Aug. 1991.
D. Kalish, R. Montague: Logic: Techniques of Formal Reasoning; World, Harcourt & Brace, 1964.
F.J. Pelletier: Seventy-Five Problems for Testing Automatic Theorem Provers; Journal of Automated Reasoning, Vol. 2, pp. 191–216, 1986.
Proceedings of the Third HOL Users Meeting; Aarhus University, Oct. 1990.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1992 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Schneider, K., Kumar, R., Kropf, T. (1992). Automating most parts of hardware proofs in HOL. In: Larsen, K.G., Skou, A. (eds) Computer Aided Verification. CAV 1991. Lecture Notes in Computer Science, vol 575. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-55179-4_35
Download citation
DOI: https://doi.org/10.1007/3-540-55179-4_35
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-55179-9
Online ISBN: 978-3-540-46763-2
eBook Packages: Springer Book Archive