Abstract
We propose execution control scheme to realize an efficient multi-processing environment in dataflow architecture. With a unified software and hardware mechanism, we can detect states of processes at run time, which are treated as control information. We control the process level parallelism according to the hardware capacity, and virtualize high speed memory in dynamic data-driven computation where context changes in every instruction execution. We apply this scheme to the Datarol architecture, an optimized version of dynamic dataflow architecture, and evaluate them through software simulation.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
M.Amamiya, and R.Taniguchi: “Datarol: A Massively Parallel Architecture for Functional Language”, Proc. IEEE 2nd SPDP, pp.726–735 (Dec. 1990).
V.G.Grafe and J.E. Hoch: “The Epsilon-2 Multi-Processor System”, Journal of Parallel and Distributed Computing, 10, pp.309–318 (Oct. 1990).
G.M.Papadopoulos and E.C.Culler: “Monsoon: an Explicit Token-Store Architecture”, Proc. 17th ISCA, pp.82–91 (June 1990).
C.A.Ruggiero and J.Sargeant: “Control of Parallelism in the Manchester Dataflow Machine”, Proc. FPCA (Lecture Notes in Computer Science 274, Springer-Verlag), pp.1–15, (Sep. 1987).
S.Sakai, Y.Yamaguchi, K.Hiraki, Y.Kodama and T.Yuba: “An Architecture of a Dataflow Single Chip Processor”, Proc. 16th ISCA, pp.46–53 (May 1989).
T.Tachibana, R.Taniguchi and Amamiya,M.: “Compiling Method of Functional Programming Language Valid by Data Flow Analysis-Extraction of Datarol Program-”, Journal of Information Processing(in Japanese), Vol.30, No.12, pp.1628–1638 (Dec. 1989).
M.Takesue: “A Unified Resource Management and Execution Control Mechanism for Data Flow Machines”, Proc. 14th ISCA, pp.90–97 (Jun. 1987).
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1992 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kusakabe, S., Hoshide, T., Taniguchi, Ri., Amamiya, M. (1992). Parallelism control scheme in a dataflow architecture. In: Bougé, L., Cosnard, M., Robert, Y., Trystram, D. (eds) Parallel Processing: CONPAR 92—VAPP V. VAPP CONPAR 1992 1992. Lecture Notes in Computer Science, vol 634. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-55895-0_478
Download citation
DOI: https://doi.org/10.1007/3-540-55895-0_478
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-55895-8
Online ISBN: 978-3-540-47306-0
eBook Packages: Springer Book Archive