Abstract
The Texas Instruments' TMS320C40 Digital Signal Processor's communication ports and their associated DMA channels have been modelled using Timed Petri Nets. The Petri Net implementation is discussed, and the performance of the communication ports/DMA channels are evaluated. Analysis of the simulation results indicate that the single DMA bus provides insufficient bandwidth to drive the communication ports at maximum speed. During split mode operation the requirement to exchange the bus token reduces the communication bandwidth.
Preview
Unable to display preview. Download preview PDF.
References
Peterson, J.L., “Petri Nets”, Computing Surveys, Vol. 9, No. 3, pp. 223–252, Sept 1977.
Adiga, A.K. and Deshpande, S.R., “Evaluation of Effectiveness of Circuit Based and Packet Based Interconnection Networks via Petri Net Models”, Proc. 1987 International Conference on Parallel Processing, pp. 533–541, 1987.
Texas Instruments Inc., TMS320C4x User's Guide, 1991.
Dally, W.J. and Song, P., “Design of a Self-Timed VLSI Multicomputer Communication Controller”, Proc. International Conference on Computer Design, pp. 230–234, 1987.
Marsan, M.A., “Stochastic Petri Nets: An Elementary Introduction”, Advances in Petri Nets, G. Rozenberg (ed), Springer-Verlag, pp. 1–29, 1989.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1993 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Hartley, D.A., Harvey, D.M. (1993). Analysis of the TMS320C40 communication channels using timed Petri Nets. In: Ajmone Marsan, M. (eds) Application and Theory of Petri Nets 1993. ICATPN 1993. Lecture Notes in Computer Science, vol 691. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-56863-8_68
Download citation
DOI: https://doi.org/10.1007/3-540-56863-8_68
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-56863-6
Online ISBN: 978-3-540-47759-4
eBook Packages: Springer Book Archive