

Arndt Bode Mike Reeve Gottfried Wolf (Eds.)

PARLE '93

Parallel Architectures and Languages Europe

5th International PARLE Conference
Munich, Germany, June 14-17, 1993
Proceedings

Springer-Verlag

Berlin Heidelberg New York
London Paris Tokyo
Hong Kong Barcelona
Budapest

Edited by G. Goos and J. Hartmanis

Advisory Board: W. Brauer D. Gries J. Stoer



Series Editors

Gerhard Goos
Universität Karlsruhe
Postfach 69 80
Vincenz-Priessnitz-Straße 1
D-76131 Karlsruhe, FRG

Juris Hartmanis
Cornell University
Department of Computer Science
4130 Upson Hall
Ithaca, NY 14853, USA

Volume Editors

Arndt Bode
Institut für Informatik, TU München
Arcisstr. 21, D-80333 München, Germany

Mike Reeve
European Computer-Industry Research Centre (ECRC)
Arabellastraße 17, D-81925 München, Germany

Gottfried Wolf
Deutsche Forschungsanstalt für Luft- und Raumfahrt (DFLR)
Rudower Chaussee 5, D-12489 Berlin Adlershof, Germany

CR Subject Classification (1991): C.1-4, D.1, D.3-4, F.1.3

ISBN 3-540-56891-3 Springer-Verlag Berlin Heidelberg New York
ISBN 0-387-56891-3 Springer-Verlag New York Berlin Heidelberg

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer-Verlag. Violations are liable for prosecution under the German Copyright Law.

© Springer-Verlag Berlin Heidelberg 1993
Printed in Germany

Typesetting: Camera ready by author
Printing and binding: Druckhaus Beltz, Hemsbach/Bergstr.
45/3140-543210 - Printed on acid-free paper

Preface

PARLE is an international, European based conference which focuses on the parallel processing subdomain of informatics and information technology. Parallel processing is today recognized as an area of strategic significance throughout the world. As a result, many national, pan-European and world-wide initiatives are being planned or already exist to further research and development in this area.

Ever increasing demands are being made on computer technology to provide the processing power necessary to help understand and master the complexity of natural phenomena and engineering structures. Within human organizations ever more processing power is needed to master the increasing information flow. Many so-called "Grand Challenges" have been identified as being orders of magnitude beyond even the most powerful computers available today.

Although the microelectronics industry has made vast, impressive strides both in improving the processing power available from individual components and in dramatically reducing the cost of basic processing power, it is not in itself enough to satisfy even today's requirements.

Parallel processing technology offers a solution to this problem. By taking several basic processing devices and connecting them together the potential exists of achieving a performance of many times that of an individual device. However, it is still an important topic of research to discover how to do this optimally and then to be able to effectively exploit the potential power through real applications solving real-world problems. Some progress has been made, particularly in isolated applications, but building parallel application programs is today recognized as a highly complex activity requiring specialist skills and in-depth knowledge of both the application domain and the particular parallel computer to be used.

Many international conferences in the area of parallel processing focus on the now well-established technical areas broadly described as number-crunching. Although this area is also within PARLE's scope, it has tended to put more emphasis in its technical program on other areas, such as novel architectures, symbolic processing, parallel database technology, and functional and logic technology. These represent some of the most difficult challenges in making general purpose parallel computing a reality.

The PARLE Conference came into existence in 1987. It started its life as an initiative coming from the ESPRIT I programme and was financially supported by the Commission of the European Communities through that programme. Between 1987 and 1991 the conference was held biannually around Eindhoven in the Netherlands with Philips taking the responsibility for its organization.

In 1991 Philips decided that they no longer wished to continue organizing PARLE and so the future of the conference was reviewed. The conference Steering Committee members felt that PARLE had an important role to fulfil and so decided to continue, but with a revised format. PARLE is now focused on be-

coming *the* European conference with an international reputation in the domain of parallel architectures and languages.

A new conference organizational format has been adopted to emphasize this new commitment in a number of ways:

- the conference will be held annually,
- PARLE will be held exclusively within Europe,
- the conference venue will change country each year,
- the Steering Committee will represent various European countries,
- the Steering Committee should contain some of the most eminent European workers,
- the Programme Committee will represent most European countries,
- the Programme Committee will contain some important non-European experts,
- the Programme Committee will include specialists from industry as well as academia.

This format was first used for the 1992 conference held in June in a suburb of Paris and organized through the French Informatics Society, AFCET. It was judged to be a success in terms of the number of paper submissions received, the increased level of attendance, and the improved technical quality.

PARLE intends to become the European forum for interchange between experts in the parallel processing domain. It is intended to attract both industrial and academic participants with a technical programme designed to provide a balance between theory and practice. This role is an important function of PARLE and a consequence of its history.

The ESPRIT programme was partly conceived as an umbrella for collaborations involving industrial and academic participants. By working together and exchanging ideas, an important synergy can occur which profits both communities and can lead to extremely fast exploitation of innovative solutions in the market place. This promotes mutual understanding of important issues and prevents technology transfer barriers.

PARLE reflects this by promoting exchange between industry and academia, between practitioners and theoreticians, especially within the European context but also within the rest of the international community involved in the field of parallel processing systems. These different roles represent a key component of the strength and importance of PARLE.

Within Europe, the ESPRIT programme represents a significant research effort involving industrial and academic workers in, amongst other topics, the design and implementation of new computer architectures, theoretical work, parallel language design and development, tools to support parallel application construction, and, of course, the construction of prototype parallel applications. Considering the history and roles of PARLE, it is natural that the conference is supported by the Commission of the European Communities through the ESPRIT Programme and through representation at the level of the Steering

Committee. The European nature has also been emphasised through the support of CEPIS, the Council of European Informatics Societies, which represents over 200 000 Information Technology professionals in Europe.

PARLE'93 was organized in Munich by the European Computer-Industry Research Centre, ECRC, in cooperation with the Technical University of Munich and SIEMENS Central Research Laboratories. The conference was sponsored by the ESPRIT Programme of the Commission of the European Communities, ECRC, the Dresdner Bank, the city of Munich, AFCET, CEPIS, GI and ITG.

More than 200 papers were submitted and the best 52 were accepted as full papers. Additionally, the proceedings include short summaries of the papers accepted for presentation at the poster session and brief overviews of some of the CEC ESPRIT projects that provided support for PARLE'93.

An industrial exhibition was organized as part of the PARLE'93 conference. This provided an excellent opportunity for all attendees to gain first-hand experience of the newest products available. Considering this was the first time such an event has been held as part of a PARLE conference, it is gratifying that so many major international companies chose to participate. PARLE'93 also featured tutorials covering advanced parallel processing techniques. These two things have undoubtedly added an important new dimension to PARLE and we hope that next year's organizers will continue with them.

The programme chairmen are grateful to the authors, the members of the programme and steering committees, the referees, the supporting societies, and the organizing committee for their help in preparing PARLE'93 and the proceedings. We would also like to thank the following for their efforts in ensuring the smooth running of the conference: Uli Fuetterer, Christiane and Susanne Hollmayer, Isabelle Syre, and Ulrich Koschkar and family.

April 1993

Arndt Bode, Mike Reeve, Gottfried Wolf

PARLE 93 Organization

PARLE 93 Steering Committee

Werner Damm (U. of Oldenburg, D)	Jean Claude Syre (Bull SA, F)
Jose Delgado (INESC, P)	Jorgen Staunstrup (TU Denmark, DK)
Lucio Grandinetti (U. of Calabria, I)	Mateo Valero (U. of Catalunya, E)
Constantin Halatsis (U. of Athens, GR)	Thierry Van der Pyl (DGXIII, CEC)
Ron Perrot (U. of Belfast, UK)	Pierre Wolper (U. of Liege, B)
Martin Rem (TU Eindhoven, NL)	

PARLE 93 Organizing Committee

Arndt Bode (T. U. Munich, D)
Werner Damm (U. of Oldenburg, D)
Doug DeGroot (Texas Instruments /
CSC, USA)
Ulrike Jendis (ECRC, D)
Peter Kacsuk (KFKI, H)
Masaru Kitsuregawa (U. of Tokyo, J)
Rudi Kober (Siemens/ZFE, D)
Michael Ratcliffe (ECRC, D)
Mike Reeve (ECRC, D)
Gottfried Wolf (DLR, D)

Joint Programme Chair
Steering Committee Liaison
N. & S. American Co-ordinator

Treasurer
East European Co-ordinator
Japan & Asian Co-ordinator
Exhibition Chair
Organizing Committee Chair
Joint Programme Chair
Joint Programme Chair

PARLE 93 Programme Committee

Emile Aarts (Philips/Research, N)	Michalis Hatzopoulos (U. of Athens, GR)
Gul Agha (U. of Illinois, USA)	Hiromu Hayashi (Fujitsu Labs., J)
Khayri Ali (SICS, S)	Manuel Hermenegildo (U. of Madrid, E)
Makoto Amamiya (Kyushu U., J)	Tony Hey (U. of Southampton, UK)
Francoise Andre (IRISA, F)	Peter Hilbers (Shell/Research, NL)
Gianfranco Balbo (U. of Torino, I)	Ladislav Hluchy (Slovak A. Sci., CS)
Bjorn Bergsten (Bull/RADO, F)	Chris Jesshope (U. of Surrey, UK)
Maurelio Boari (U. of Bologna, I)	Peter Kacsuk (KFKI, H)
Kiril Boyanov (Bulgarian A. Sci., BU)	Martin Kersten (CWI, NL)
Andrzej Ciepielewski (Carlstedt, S)	Masaru Kitsuregawa (U. of Tokyo, J)
Michel Cosnard (ENS, F)	Rao Kotagiri (U. of Melbourne, AUS)
Felix Costa (INESC, P)	Simon Lavington (U. of Essex, UK)
Jose Cunha (U. Nova de Lisboa, P)	Bernard Lecussan (U. of Toulouse, F)
Bill Dally (MIT, USA)	Burkhard Monien (U. of Paderborn, D)
John Darlington (Imperial College, UK)	Peter Muller-Stoy (Siemens/ZFE, D)
Doug DeGroot (TI/CSC, USA)	Lee Naish (U. of Melbourne, AUS)
Josep Diaz (U. of Catalunya, E)	Flemming Nielson (U. of Aarhus, DK)
Daniel Etiemble (U. of Paris-Sud, F)	Wolfgang Paul (U. of Saarbrücken, D)
Geoffrey Fox (Syracuse U., USA)	Emile Restivo (U. of Porto, P)
Ivan Futo (Multilogic, H)	Leonardo Roncarlo (Elsag, I)
Guang Gao (McGill U., CDN)	Dirk Roose (K. U. Leuven, B)
Jean Luc Gaudiot (USC, USA)	Paul Spirakis (U. of Patras, GR)
David Gelernter (Yale, USA)	Kazuo Taki (Kobe U., J)
Wolfgang Gentzsch (GENIAS Soft., D)	Hiroaki Terada (Osaka U., J)
Pascal Gribomont (I. Montefiore, B)	Mario Tokoro (Keio U., J)
Jozef Gruska (U. of Hamburg, D)	Roman Trobec (Inst. "J. Stefan", Slovenia)
Anoop Gupta (Stanford, USA)	Ulrich Trottenberg (GMD, D)
John Gurd (U. of Manchester, UK)	Marek Tudruj (Polish A. Sci., PL)
Chris Hankin (Imperial College, UK)	Emile Zapata (U. of Malaga, E)

PARLE 93 Sponsors

ESPRIT Programme, Commission of the European Communities
European Computer-Industry Research Centre (ECRC)
Dresdner Bank
Stadt München
AFCET
CEPIS
GI
ITG

Contents

Paper Sessions

Architectures: Virtual Shared Memory

Simulation-Based Comparison of Hash Functions for Emulated Shared Memory	1
<i>C. Engelmann, J. Keller</i>	
Task Management, Virtual Shared Memory, and Multithreading in a Distributed Memory Implementation of Sisal	12
<i>M. Haines, W. Böhm</i>	
Simulating the Data Diffusion Machine	24
<i>E. Hagersten, M. Grindal, A. Landin, A. Saulsbury, B. Werner, S. Haridi</i>	

Functional Programming

2DT-FP: An FP Based Programming Language for Efficient Parallel Programming of Multiprocessor Networks	42
<i>Y. Ben-Asher, G. Rünger, A. Schuster, R. Wilhelm</i>	
The Data-Parallel Categorical Abstract Machine	56
<i>G. Hains, C. Foisy</i>	
Data Parallel Implementation of Extensible Sparse Functional Arrays...	68
<i>J. T. O'Donnell</i>	

Interconnection Networks: Embeddings

Embeddings of Tree-Related Networks in Incomplete Hypercubes	80
<i>S. Öhring, S. K. Das</i>	
Static and Dynamic Performance of the Möbius Cubes	92
<i>P. Cull, S. M. Larson</i>	
Optimal Mappings of m Dimensional FFT Communication to k Dimensional Mesh for Arbitrary m and k	104
<i>Z. G. Mou, X. Wang</i>	

Language Issues

Implicit Parallelism: The United Functions and Objects Approach	120
<i>J. Sargeant</i>	
Detection of Recurrences in Sequential Programs with Loops	132
<i>X. Redon, P. Feautrier</i>	
Parallel Programming Using Skeleton Functions	146
<i>J. Darlington, A. J. Field, P. G. Harrison, P. H. J. Kelly, D. W. N. Sharp, Q. Wu, R. L. While</i>	
Data-Parallel Portable Software Platform: Principles and Implementation	161
<i>V. B. Muchnick, A. V. Shafarenko, C. D. Sutton</i>	

Concurrency: Responsive Systems

A Compositional Approach for Fault-Tolerance Using Specification Transformation	173
<i>D. Peled, M. Joseph</i>	
Concurrent METATEM – A Language for Modelling Reactive Systems .	185
<i>M. Fisher</i>	
Trace-Based Compositional Reasoning About Fault Tolerant Systems . .	197
<i>H. Schepers, J. Hooman</i>	
A Kahn Principle for Networks of Nonmonotonic Real-Time Processes . .	209
<i>R. K. Yates, G. R. Gao</i>	

Interconnection Networks: Routing

Adaptive Multicast Wormhole Routing in 2D Mesh Multicomputers . . .	228
<i>X. Lin, P. K. McKinley, A.-H. Esfahanian</i>	
The Impact of Packetization in Wormhole-Routed Networks	242
<i>J. H. Kim, A. A. Chien</i>	
Grouping Virtual Channels for Deadlock-Free Adaptive Wormhole Routing	254
<i>Z. Liu, J. Duato, L.-E. Thorelli</i>	

Logic Programming

Monaco: A High-Performance Flat Concurrent Logic Programming System	266
<i>E. Tick</i>	
Exploiting Recursion-Parallelism in Prolog	279
<i>J. Bevenmyr, T. Lindgren, H. Millroth</i>	
Why and How in the ElipSys OR-Parallel CLP System	291
<i>A. Véron, K. Schuerman, M. Reeve, L.-L. Li</i>	

Architectures: Caches

Skewed-Associative Caches.....	304
<i>A. Seznec, F. Bodin</i>	
Trace-Splitting for the Parallel Simulation of Cache Memory.....	317
<i>N. Ironmonger</i>	
Locality and False Sharing in Coherent-Cache Parallel Graph Reduction	329
<i>A. J. Bennett, P. H. J. Kelly</i>	
SLiD - A Cost-Effective and Scalable Limited-Directory Scheme for Cache Coherence	341
<i>G. Chen</i>	

Concurrency: Semantics

Formal Development of Actor Programs Using Structured Algebraic Petri Nets.....	353
<i>D. Buchs, N. Guelfi</i>	
A Parallel Programming Style and Its Algebra of Programs.....	367
<i>C. Hankin, D. Le Métayer, D. Sands</i>	
$B(PN)^2$ - A Basic Petri Net Programming Notation	379
<i>E. Best, R. P. Hopkins</i>	
A Calculus of Value Broadcasts	391
<i>K. V. S. Prasad</i>	

Tools

TRAPPER: A Graphical Programming Environment for Industrial High- Performance Applications.....	403
<i>C. Scheidler, L. Schäfers, O. Krämer-Fuhrmann</i>	
Control and Data Flow Visualization for Parallel Logic Programs on a Multi-Window Debugger HyperDEBU	414
<i>J. Tatemura, H. Koike , H. Tanaka</i>	

Neural Networks

Artificial Neural Networks for the Bipartite and K-Partite Subgraph Prob- lems.....	426
<i>J.-S. Lai, Y.-J. Ko , S.-Y. Kuo</i>	
Homogeneous Neuronlike Structures for Optimization Variational Prob- lem Solving.....	438
<i>I. A. Kalyayev</i>	

Scheduling

Effectiveness of Heuristics and Simulated Annealing for the Scheduling of Concurrent Tasks – An Empirical Comparison	452
<i>C. Coroyer, Z. Liu</i>	
Task Scheduling with Restricted Preemptions	464
<i>K. Ecker, R. Hirschberg</i>	
Effects of Job Size Irregularity on the Dynamic Resource Scheduling of a 2-D Mesh Multicomputer	476
<i>D. Min, M. W. Mutka</i>	
Static Allocation of Tasks on Multiprocessor Architectures with Interprocessor Communication Delays	488
<i>S. Norre</i>	

Specification, Verification

PEI: A Single Unifying Model to Design Parallel Programs	500
<i>E. Violard, G.-R. Perrin</i>	
Correctness of Automated Distribution of Sequential Programs	517
<i>C. Bareau, B. Caillaud, C. Jard, R. Thoraval</i>	
Compositionality Issues of Concurrent Object-Oriented Logic Languages	529
<i>E. Pimentel, J. M. Troya</i>	
Using State Variables for the Specification and Verification of TCSP Processes	541
<i>L. M. Alonso, R. Peña Mari</i>	

Algorithms

A Parallel Reduction of Hamiltonian Cycle to Hamiltonian Path in Tournaments	553
<i>E. Bampis, M. El Haddad, Y. Manoussakis, M. Santha</i>	
A Unifying Look at Semigroup Computations on Meshes with Multiple Broadcasting	561
<i>D. Bhagavathi, S. Olariu, W. Shen, L. Wilson</i>	
A Fast, Simple Algorithm to Balance a Parallel Multiway Merge	570
<i>R. Francis, I. Mathieson, L. Pannan</i>	

Architectures: Fine Grain Parallelism

Some Design Aspects for VLIW Architectures Exploiting Fine-Grained Parallelism	582
<i>W. Karl</i>	
Load Balanced Optimisation of Virtualised Algorithms for Implementation on Massively Parallel SIMD Architectures	600
<i>C. A. Farrell, D. H. Kieronska</i>	
Performance Evaluation of WASMII: A Data Driven Computer on a Virtual Hardware	610
<i>X.-P. Ling, H. Amano</i>	

Databases

On the Performance of Parallel Join Processing in Shared Nothing Database Systems	622
<i>R. Marek, E. Rahm</i>	
Processing Transactions on GRIP, a Parallel Graph Reducer	634
<i>G. Akerholt, K. Hammond, S. Peyton Jones, P. Trinder</i>	
Arithmetic for Parallel Linear Recursive Query Evaluation in Deductive Databases	648
<i>J. Robinson, S. Lin</i>	

Poster Session

Regular Posters

Computing the Complete Orthogonal Decomposition Using a SIMD Array Processor	660
<i>E. J. Kontoghiorghe, M. R. B. Clarke</i>	
A Dynamic Load Balancing Strategy for Massively Parallel Computers .	664
<i>M. Cannataro, Y. D. Sergeyev, G. Spezzano, D. Talia</i>	
Issues in Event Abstraction	668
<i>T. Kunz</i>	
Modelling Replicated Processing	672
<i>M. Koutny, L. V. Mancini, G. Pappalardo</i>	
Performance of M3S for the SOR Algorithm	676
<i>C. Rochange, P. Sainrat, D. Litaize</i>	
Multi-Criteria: Degrees of Recoverability in Distributed Databases	680
<i>M. Nygård, S. Delab</i>	

Deadlock-Free Adaptive Routing Algorithms for the 3D-Torus: Limitations and Solutions	684
<i>P. López, J. Duato</i>	
Convergence of Asynchronous Iterations of Least Fixed Points	688
<i>J. Wei</i>	
LU-Decomposition on a Massively Parallel Transputer System	692
<i>S. Lüpke</i>	
PSEE: Parallel System Evaluation Environment	696
<i>E. Luque, R. Suppi, J. Sorribes</i>	
Implementation of a Digital Modular Chip for a Reconfigurable Artificial Neural Network	700
<i>S. Pakzad, P. Plaskonos</i>	
Article-Acquisition: A Scenario for Non-Serializability in a Distributed Database	704
<i>M. Nygård, S. Delab</i>	
An Empirical Study of Vision Programs for Data Dependence Analysis .	708
<i>L. A. Barragan, A. Roy</i>	
Cyclic Weighted Reference Counting Without Delay	712
<i>R. E. Jones, R. D. Lins</i>	
Parallel Optimisation of Join Queries Using an Enhanced Iterative Improvement Technique	716
<i>M. Spiliopoulou, Y. Cotronis, M. Hatzopoulos</i>	
Precis: Distributed Shortest Path Algorithms	720
<i>J. L. Träff</i>	
A Disabling of Event Structures	724
<i>N. A. Anisimov</i>	
Barrier Semantics in Very Weak Memory	728
<i>A. Pears, R. Francis</i>	
Using Hammock Graphs to Eliminate Nonstructured Branch Statements	732
<i>F. Zhang, E. H. D'Hollander</i>	
Performance Modeling of Microkernel Thread Schedulers for Shared Memory Multiprocessors	736
<i>W. Van de Velde, J. Opsommer, E. H. D'Hollander</i>	
From Data Flow Networks to Process Algebras	740
<i>C. Bernardeschi, A. Bondavalli, L. Simoncini</i>	
Parallel Complexity of Lattice Basis Reduction and a Floating-Point Parallel Algorithm	744
<i>C. Heckler, L. Thiele</i>	
Computer Vision Applications Experience with Actors	748
<i>F. Arcelli, M. De Santo, M. Di Santo, A. Picariello</i>	
Grid Massively Parallel Processor	752
<i>V. P. Il'in, Y. I. Fet</i>	

ESPRIT Project Overviews

APPLAUSE: Application & Assessment of Parallel Programming Using Logic	756
<i>M. Reeve et al.</i>	
EPOCH – European Parallel Operating System Based on Chorus	760
<i>L. Borrmann et al.</i>	
Pythagoras Project Overview (EP7091)	764
<i>K.-F. Wong et al.</i>	
Authors Index	769