

Lecture Notes in Computer Science

705

Edited by G. Goos and J. Hartmanis

Advisory Board: W. Brauer D. Gries J. Stoer



Herbert Grünbacher
Reiner W. Hartenstein (Eds.)

Field-Programmable Gate Arrays:

Architectures and Tools for Rapid
Prototyping

Second International Workshop
on Field-Programmable Logic and Applications
Vienna, Austria, August 31 - September 2, 1992
Selected Papers

Springer-Verlag

Berlin Heidelberg New York
London Paris Tokyo
Hong Kong Barcelona
Budapest

Series Editors

Gerhard Goos
Universität Karlsruhe
Postfach 69 80
Vincenz-Priessnitz-Straße 1
D-76131 Karlsruhe, Germany

Juris Hartmanis
Cornell University
Department of Computer Science
4130 Upson Hall
Ithaca, NY 14853, USA

Volume Editors

Herbert Grünbacher
Institut für Technische Informatik, Technische Universität Wien
Treitlstr. 3/182.2, A-1040 Vienna, Austria

Reiner W. Hartenstein
Fachbereich Informatik, Universität Kaiserslautern
Postfach 30 49, D-67653 Kaiserslautern, Germany

CR Subject Classification (1991): B.6-7

ISBN 3-540-57091-8 Springer-Verlag Berlin Heidelberg New York
ISBN 0-387-57091-8 Springer-Verlag New York Berlin Heidelberg

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer-Verlag. Violations are liable for prosecution under the German Copyright Law.

© Springer-Verlag Berlin Heidelberg 1993
Printed in Germany

Typesetting: Camera ready by author
45/3140-543210 - Printed on acid-free paper

Preface

This book contains papers first presented at the 2nd International Workshop on Field-Programmable Logic and Applications (FPL'92), held in Vienna, Austria, from August 31 to September 2, 1992.

The growing importance of field-programmable devices, especially of field-programmable gate arrays, was demonstrated by the increased number of papers submitted in 1992. For the workshop in Vienna 70 papers were submitted. It was pleasing to see the high quality of these papers and their international character with contributions from more than 20 countries. The following list shows the distribution of origins of the papers submitted to FPL'92 (some papers were written by an international team):

Australia:	1	Austria:	4
Canada:	1	Czechoslovakia:	1
Finland:	3	France:	2
Germany:	16	Italy:	3
Japan:	3	Norway:	3
Russia:	1	Spain:	4
Sweden:	4	Switzerland:	1
United Kingdom:	4	USA (incl. Hawaii):	21

From the 70 submitted papers, 23 were selected for this book. The first three papers discuss strategic issues and give surveys. Three papers deal with new FPGA architectures and five papers introduce methods for tools. The last twelve papers report applications focusing on rapid prototyping or new FPGA-based computer architectures.

We would like to thank the members of the technical program committee for reviewing the papers submitted to the workshop. Our thanks go also to the authors who wrote the extended papers for this issue and the reviewers for their timely work on all manuscripts. Especially we would like to thank Helmut Reinig for managing the reviewing process and handling the manuscripts and program planning.

Thanks to the sponsors of the workshop: Universität Kaiserslautern, Technische Universität Wien, IFIP Working Groups 10.2 and 10.5, Wirtschaftsförderungsinstitut der Bundeswirtschaftskammer, Wien and Bundesministerium für Wissenschaft und Forschung, Wien. We also gratefully acknowledge all the work done at Springer-Verlag in publishing this book.

June 1993

Herbert Grünbacher,
Reiner Hartenstein

Program Committee

U. Baitinger (University of Stuttgart, Germany)
P. K. Chan (University of California, Santa Cruz, U.S.A.)
B. Courtois (INPG, Grenoble, France)
C. Ebeling (University of Washington, U.S.A.)
M. Glesner (Technical University of Darmstadt, Germany)
J. P. Gray (Algotronix Ltd., Edinburgh, U.K.)
H. Grünbacher (Technical University of Vienna, Austria)
R. W. Hartenstein (University of Kaiserslautern, Germany)
F. Haq (XILINX, San Jose, U.S.A.)
D. Hill (AT&T Bell Labs, Murray Hill, U.S.A.)
W. Luk (University of Oxford, U.K.)
G. De Micheli (University of Stanford, U.S.A.)
W. R. Moore (University of Oxford, U.K.)
K. D. Müller-Glaser (University of Erlangen-Nürnberg, Germany)
P. O'Leary (Johanneum Research, Graz, Austria)
J. Oldfield (University of Syracuse, U.S.A.)
E. Pasero (University of Torino, Italy)
F. Pirri (University of Firenze, Italy)
J. Rose (University of Toronto, Canada)
M. Sami (Politecnico di Milano, Italy)
A. L. Sangiovanni-Vincentelli (University of California, Berkeley, USA)
M. J. S. Smith (University of Hawaii, U.S.A.)

Organizing Committee

H. Grünbacher (Technical University of Vienna, Austria), general chairman
R. W. Hartenstein (University of Kaiserslautern, Germany), program chairman

Table of Contents

Invited Papers

Günter Biehl

Overview of Complex Array-Based PLDs.....	1
---	---

Jouni Isoaho, Arto Nummela, Hannu Tenhunen

Technologies and Utilisation of Field Programmable Gate Arrays	11
--	----

Alberto Sangiovanni-Vincentelli

Some Considerations on Field-Programmable Gate Arrays and Their Impact on System Design.....	26
---	----

Architectures

Bradly K. Fawcett

SRAM-Based FPGAs Ease System Verification	35
---	----

Scott Hauck, Gaetano Boriello, Steven Burns, Carl Ebeling

MONTAGE: An FPGA for Synchronous and Asynchronous Circuits	44
--	----

*Dwight Hill, Barry Britton, William Oswald, Nam-Sung Woo, Satwant Singh,
Che-Tsung Chen, Bob Krambeck*

ORCA: A New Architecture for High-Performance FPGAs	52
---	----

Tools

Masahiro Fujita, Yuji Kukimoto

Patching Method for Lookup-Table Type FPGAs	61
---	----

Dave Allen

Automatic One-Hot Re-Encoding for FPGAs	71
---	----

Li-Fei Wu, Marek A. Perkowski

Minimization of Permuted Reed-Muller Trees for Cellular Logic Programmable Gate Arrays.....	78
--	----

David C. Blight, Robert D. McLeod

Self-Organizing Kohonen Maps for FPGA Placement	88
---	----

Peter Poechmueller, Hans-Jürgen Herpel, Manfred Glesner, Fang Longsen

High Level Synthesis in an FPGA-Based Computer Aided Prototyping Environment.....	96
--	----

Rapid Prototyping

Naohisa Ohta, Kazuhisa Yamada, Akihiro Tsutsui, Hiroshi Nakada

New Application of FPGAs to Programmable Digital Communication Circuits ...	106
---	-----

Georg Kempa, Peter Jung

FPGA Based Logic Synthesis of Squarers Using VHDL	112
---	-----

Hartmut Surmann, Ansgar Ungerling, Karl Goser

Optimized Fuzzy Controller Architecture for Field Programmable Gate Arrays ...	124
--	-----

<i>Lennart Lindh, Klaus Müller-Glaser, Hans Rauch, Frank Stanischewski</i> A Real-Time Kernel - Rapid Prototyping with VHDL and FPGAs.....	134
<i>Herbert Grünbacher, Alexander Jaud</i> JAPROC - An 8-bit Micro Controller Design and Its Test Environment	146
FPGA-Based Computer Architecture and Accelerators	
<i>Beat Heeb, Cuno Pfister</i> Chameleon: A Workstation of a Different Colour.....	152
<i>Paul Shaw, George Milne</i> A Highly Parallel FPGA-Based Machine and its Formal Verification.....	162
<i>Arno Kunzmann</i> FPGA Based Self-Test with Deterministic Test Patterns	174
<i>Dzung T. Hoang, Daniel P. Lopresti</i> FPGA Implementation of Systolic Sequence Alignment.....	183
<i>Eric Brunvand</i> Using FPGAs to Prototype a Self-Timed Computer.....	192
<i>Arne Linde, Tomas Nordström, Mikael Taveniku</i> Using FPGAs to Implement a Reconfigurable Highly Parallel Computer	199
<i>Andreas Ast, Reiner Hartenstein, Rainer Kress, Helmut Reinig, Karin Schmidt</i> Novel High Performance Machine Paradigms and Fast-Turnaround ASIC Design Methods	211
Author Index	218