Abstract
This paper presents a new technique for improving the performance of a synchronous circuit configured as a look-up table based FPGA without changing the initial circuit configuration except for latch location. One of the most significant benefits realized by this approach is that the time-consuming and user-uncontrollable reconfiguration processes, i.e., re-mapping, re-placement and re-routing, are unnecessary to improve circuit performance.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Brown S. D., Francis R. J., Rose J. and Vranesic Z. G.: “Field-Programmable Gate Arrays,” Readings, Kluwer Academic Publishers, 1992.
Francis R. J., Rose J. and Chung K.: “Chortle: a Technology Mapping Program for Lookup Table-Based Field-Programmable Gate Arrays,” Proc. 27th DAC, pp. 613–619, June 1990.
Francis R. J., Rose J. and Vranesic Z.: “Chortle-crf: Fast Technology Mapping for Lookup Table-Based FPGAs,” Proc. 28th DAC, pp. 227–233, June 1991.
Karplus K.: “Xmap: a Technology Mapper for Table-lookup Field-Programmable Gate Arrays,” Proc. 28th DAC, pp. 240–243, June 1991.
Rose J.: “Parallel Global Routing for Standard Cells,” IEEE Trans. on CAD, Vol. 9, No. 10, pp. 1085–1095, October 1990.
Rose J. and Brown S.: “The Effect of Switch Box Flexibility on Routability of Field Programmable Gate Arrays,” Proc. 1990 CICC, pp. 27.5.1–27.5.4, May 1990.
Leiserson C. E., Rose F. M. and Saxe J. B.: “Optimizing Synchronous Circuitry by Retiming,” Proc. Third Caltech Conf. on VLSI, pp. 87–116, March 1983.
Dey S., Potkonjak M. and Rothweiler S. G: “Performance Optimization of Sequential Circuits by Eliminating Retiming Bottlenecks,” Proc. ICCAD-92, pp. 504–509, November 1992.
Iqbal Z., Potkonjak M., Dey S. and Parker A.: “Critical Path Minimization Using Retiming and Algebraic Speed-Up,” Proc. 30th DAC, pp. 573–577, June 1993.
Malik S., Singh K. J. and Brayton R. K.: “Performance Optimization of Pipelined Logic Circuits Using Peripheral Retiming and Resynthesis,” IEEE Trans. CAD, Vol. 12, No. 5, pp. 568–578, May 1993.
Nakada H., Yamada K., Tsutsui A. and Ohota N.: “Latch Insertion Method without Logical Change for Synchronous Circuit Design,” IEICE Trans., Vol.J75-A, No.12 pp. 1849–1858, December 1992.
Cloutier R. J. and Thomas D. E.: “Synthesis pf Pipeline Instruction Set Processors,” Proc. 30th DAC, pp. 583–588, June 1993.
Park N. and Parker A. C.: “Sehwa: A Software Package for Synthesis of Pipelines from Behavioral Specifications,” IEEE Trans. on CAD, Vol. 7, No. 3, pp. 356–370, March 1988.
Kukimoto Y. and Fujita M.: “Rectification Method for Lookup-Table Type FPGA's,” Proc. ICCAD-92, pp. 54–60, November 1992.
-: “The Field Programmable Gate Array Data Book,” Xilinx Inc., 1992.
Kužnar R., Brglez F. and Kozminski K.: “Cost Minimization of Partitions into Multiple Devices,” Proc. 30th DAC, pp. 315–320, June 1993.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1994 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Miyazaki, T., Nakada, H., Tsutsui, A., Yamada, K., Ohta, N. (1994). A speed-up technique for synchronous circuits realized as LUT-based FPGAs. In: Hartenstein, R.W., Servít, M.Z. (eds) Field-Programmable Logic Architectures, Synthesis and Applications. FPL 1994. Lecture Notes in Computer Science, vol 849. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-58419-6_72
Download citation
DOI: https://doi.org/10.1007/3-540-58419-6_72
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-58419-3
Online ISBN: 978-3-540-48783-8
eBook Packages: Springer Book Archive