Abstract
In order to simulate the effects of a bridging fault it is necessary to accurately determine the intermediate voltage of the shortednodes, deduce the intermediate voltage of the faulty gate output and compare it to the logic threshold voltage of the driven gates. This paper presents a general model called ”the Configuration Ratio model ” which can be used to determine if aparticular structure of transistors gives an intermediate voltage which is higher or lower than a given threshold voltage. The approach is extremely faster than the previous ones since no SPICE simulation is required. The accuracy is of 0.06V to compare with SPICE simulations. In case of library based design a preliminary library characterization is possible allowing a very fast time during fault simulation.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
References
W. Maly, ”Realistic Fault Modeling for VLSI Testing”, in Proceeding of Design Automation Conference, pp. 173–180, 1987.
F. J. Ferguson and J. P. Shen, ”A CMOS Fault Extractor for Inductive Fault Analysis”, IEEE Transactions on CAD, vol. 7, pp. 1181–1194, Nov. 1988.
J. M. Soden and C. F. Hawkins, ”Electrical Properties and Detection Methods for CMOS ICs Defects”, in Proc. of IEEE European Test Conference, pp. 159–167, 1989.
S.D. Millman and J. McCluskey, ”Detecting Bridging Faults With Stuck-at Test Sets”, Proc. Int. Test Conf, pp. 773–783, Washington, DC, USA, Sept. 12–14, 1988.
C.F. Hawkins, J.M. Soden, R.R. Fritzemeier & L.K. Horning, ”Quiescent Power Supply Current Measurement for CMOS IC Defect Detection”, IEEE Trans. on Industrial Electronics, 36, pp. 211–218, May, 1989.
T. Storey & W. Maly, ”CMOS Bridging Fault Detection”, Proc. Int. Test Conf., pp. 842–851, 1990.
R.C. Aitken, ”A Comparison of Defect Models for Fault Location with Iddq Measurements”, Proc. Int. Test Conf., pp. 778–787, 1992.
M. Dalpasso, M. Favalli, P. Olivo, B. Ricco, ”Parametric Bridging Fault Characterization for the Fault Simulation of Library-Based ICs”, Proc. Int. Test Conf., pp. 486–495, 1992.
P.C. Maxwell and R.C. Aitken, ”Biased Voting: A Method for Simulating CMOS Bridging Faults in the Presence of Variable Gate logic Threshold”, Proc. Int. Test Conf., pp. 63–72, 1993.
J.J.T. Sousa, EM. GonÇalves, J.P. Teixeira, ” IC Defects-Based Testability Analysis”, Proc. Int. Test Conf, pp. 500–509, Nashville, TN, USA, Oct. 26–30, 1991.
F.J. Ferguson & J.P. Shen, ”Extraction and Simulation of Realistic CMOS Faults Using Inductive Fault Analysis”, Proc. Int. Test Conf., pp. 475–484.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1994 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Renovell, M., Huc, P., Bertrand, Y. (1994). The Configuration Ratio: A model for simulating CMOS intra-gate bridge with variable logic thresholds. In: Echtle, K., Hammer, D., Powell, D. (eds) Dependable Computing — EDCC-1. EDCC 1994. Lecture Notes in Computer Science, vol 852. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-58426-9_130
Download citation
DOI: https://doi.org/10.1007/3-540-58426-9_130
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-58426-1
Online ISBN: 978-3-540-48785-2
eBook Packages: Springer Book Archive