Skip to main content
Springer Nature Link
Log in

Network interface support for user-level buffer management

  • Conference paper
  • First Online:
Parallel Computer Routing and Communication (PCRCW 1994)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 853))

Included in the following conference series:

  • 130 Accesses

Abstract

The network interfaces of existing multicomputers and workstations require a significant amount of software overhead to provide protection and buffer management in order to implement message-passing protocols. This paper advocates a physical memory mapping method in a network interface design that supports user-level buffer management. The method requires only a minimal addition to the traditional DMA-based network interface design and eliminates the need for memory buffer management in the operating system kernel. As a result, the software overhead on message passing is reduced by up to 78% and both receive system call and receive interrupt can be avoided.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Matthias A. Blumrich, Kai Li, Richard Alpert, Cezary Dubnicki, Edward W. Felten, and Jonathan S. Sandberg. Virtual memory mapped network interface for the shrimp multicomputer. In Proceedings of the 21st ISCA, pages 142–153, April 1994.

    Google Scholar 

  2. Shekhar Borkar, Robert Cohn, George Cox, Thomas Gross, H.T.Kung, Monica Lam, Margie Levine, Brian Moore, Wire Moore, Craig Peterson, Jim Susman, Jim Sutton, John Urbanski, and Jon Webb. Supporting systolic and memory communication in iWarp. In Proceedings of the 17th ISCA, pages 70–81, May 1990.

    Google Scholar 

  3. William J. Dally, Roy Davison, J. A. Stuart Fiske, Greg Fyler, John S. Keen, Richard A. Lethin, Michael Noakes, and Peter R. Nuth. The message-driven processor: A multicomputer processing node with efficient mechanisms. IEEE Micro, 12(2):23–39, April 1992.

    Google Scholar 

  4. Edward W. Felten. Protocol Compilation: High-Performance Communication for Parallel Programs. PhD thesis, Dept. of Computer Science and Engineering, University of Washington, August 1993. Available as technical report 93-09-09.

    Google Scholar 

  5. FORE Systems. TCA-100 TURBOchannel ATM Computer Interface, User's Manual, 1992.

    Google Scholar 

  6. Dana S. Henry and Christopher F. Joerg. A tightly-coupled processor-network interface. In Proceedings of 5th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 111–122, October 1992.

    Google Scholar 

  7. Mark Homewood and Moray McLaren. Meiko CS-2 interconnect elan — elite design. In Proceedings of Hot Interconnects '93 Symposium, August 1993.

    Google Scholar 

  8. Jiun-Ming Hsu and Prithviraj Banerjee. A message passing coprocessor for distributed memory multicomputers. In Proceedings of Supercomputing '90, pages 720–729, November 1990.

    Google Scholar 

  9. Intel Corporation. Paragon XP/S Product Overview, 1991.

    Google Scholar 

  10. Charles E. Leiserson, Zahi S. Abuhamdeh, David C. Douglas, Carl R. Feynman, Mahesh N. Ganmukhi, Jeffrey V. Hill, Daniel Hillis, Bradley C. Kuszmaul, Margaret A. St. Pierre, David S. Wells, Monica C. Wong, Shaw-Wen Yang, and Robert Zak. The network architecture of the Connection Machine CM-5. In Proceedings of 4th ACM Symposium on Parallel Algorithms and Architectures, pages 272–285, June 1992.

    Google Scholar 

  11. Richard J. Littlefield. Characterizing and tuning communications performance for real applications. In Proceedings of the First Intel DELTA Applications Workshop, pages 179–190, February 1992. Proceedings also available as Caltech Technical Report CCSF-14-92.

    Google Scholar 

  12. R.S. Nikhil, G.M. Papadopoulos, and Arvind. *T: A multithreaded massively parallel architecture. In Proceedings of the 19th ISCA, pages 156–167, May 1992.

    Google Scholar 

  13. Steven Nugent. The iPSC/2 direct-connect communication technology. In Proceedings of 3rd Conference on Hypercube Concurrent Computers and Applications, pages 51–60, January 1988.

    Google Scholar 

  14. John Palmer. The NCUBE family of high-performance parallel computer systems. In Proceedings of 3rd Conference on Hypercube Concurrent Computers and Applications, pages 845–851, January 1988.

    Google Scholar 

  15. Paul Pierce. The NX/2 operating system. In Proceedings of 3rd Conference on Hypercube Concurrent Computers and Applications, pages 384–390, January 1988.

    Google Scholar 

  16. Roger Traylor and Dave Dunning. Routing chip set for intel paragon parallel supercomputer. In Proceedings of Hot Chips '92 Symposium, August 1992.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Computer Science, Princeton University, 08544, Princeton, NJ

    Cezary Dubnicki, Kai Li & Malena Mesarina

Authors
  1. Cezary Dubnicki
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Kai Li
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Malena Mesarina
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Kevin Bolding Lawrence Snyder

Rights and permissions

Reprints and permissions

Copyright information

© 1994 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Dubnicki, C., Li, K., Mesarina, M. (1994). Network interface support for user-level buffer management. In: Bolding, K., Snyder, L. (eds) Parallel Computer Routing and Communication. PCRCW 1994. Lecture Notes in Computer Science, vol 853. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-58429-3_42

Download citation

  • DOI: https://doi.org/10.1007/3-540-58429-3_42

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-58429-2

  • Online ISBN: 978-3-540-48787-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics