Skip to main content

Implementational issues for verifying RISC-pipeline conflicts in HOL

  • Invited Paper
  • Conference paper
  • First Online:
Higher Order Logic Theorem Proving and Its Applications (HUG 1994)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 859))

Included in the following conference series:

  • 133 Accesses

Abstract

We outline a general methodology for the formal verification of instruction pipelines in RISC cores. The different kinds of conflicts, i. e. resource, data and control conflicts, that can occur due to the simultaneous execution of the instructions in the pipeline have been formally specified in HOL. Based on a hierarchical model for RISC processors, we have developed a constructive proof methodology, i.e. when conflicts at a specific abstraction level are detected, the conditions under which these occur are generated and explicitly output to the designer, thus easing their removal. All implemented specifications and tactics are kept general, so that the implementation could be used for a wide range of RISC cores. In this paper, the described formalization and proof strategies are illustrated via the DLX RISC processor.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Anceau, F.: The Architecture of Microprocessors; Addison-Wesley Publishing Company, 1986.

    Google Scholar 

  2. Buckow, O.: Formale Spezifikation und (Teil-) Verifikation eines SPARC-kompatiblen Prozessors mit LAMBDA; Diplomarbeit, Universität-Gesamthochschule Paderborn, Fachbereich Mathematik-Informatik, Oktober 1992.

    Google Scholar 

  3. Furber, S.: VLSI RISC Architecture and Organization; Electrical Engineering and Electronics, Dekker, New York, 1989.

    Google Scholar 

  4. Gordon, M.; Melham, T.: Introduction to HOL: A Theorem Proving Environment for Higher Order Logic; Cambridge, University Press, 1993.

    Google Scholar 

  5. Van De Goor, A.: Computer Architecture and Design; Addison-Wesley, 1989.

    Google Scholar 

  6. Hennessy, J.; Patterson, D.: Computer Architecture: A Quantitative Approach; Morgan Kaufmann Publishers, Inc., San Mateo, California, 1990.

    Google Scholar 

  7. Joyce, J.: Multi-Level Verification of Microprocessor-Based Systems; Ph.D. Thesis, Computer Laboratory, Cambridge University, December 1989.

    Google Scholar 

  8. Kogge, P.: The Architecture of Pipelined Computers; McGraw-Hill, 1981.

    Google Scholar 

  9. Kumar, R.; Schneider, K.; Kropf, Th.: Structuring and Automating Hardware Proofs in a Higher-Order Theorem-Proving Environment; Journal of Formal Methods in System Design, Vol.2, No. 2, 1993, pp. 165–230.

    Google Scholar 

  10. Milutinovic, V.: High Level Language Computer Architecture; Computer Science Press, Inc., 1989.

    Google Scholar 

  11. Srivas, M.; Bickford, M.: Formal Verification of a Pipelined Microprocessor; IEEE Software, September 1990, pp. 52–64.

    Google Scholar 

  12. Stone, H.: High-Performance Computer Architecture; Addison-Wesley Publishing Company, 1990.

    Google Scholar 

  13. Tahar, S.; Kumar, R.: A Formalization of a Hierarchical Model for RISC Processors; In: Spies, P. (Ed.), Proc. European Informatics Congress Computing Systems Architecture (Euro-ARCH93), Munich, October 1993, Informatik Aktuell, Springer Verlag, pp. 591–602.

    Google Scholar 

  14. Tahar, S.; Kumar.R.: Towards a Methodology for the Formal Hierarchical Verification of RISC Processors; Proc. IEEE International Conference on Computer Design (ICCD93), Cambridge, Massachusetts, October 1993, pp. 58–62.

    Google Scholar 

  15. Tahar, S.; Kumar, R.: Implementing a Methodology for Formally Verifying RISC Processors in HOL; Proc. International Meeting on Higher Order Logic Theorem Proving and its Applications (HUG93), Vancouver, Canada, August 1993, pp. 283–296.

    Google Scholar 

  16. Tahar, S.; Kumar, R.: Formal Verification of Pipeline Conflicts in RISC Processors; to appear in Proc. European Design Automation Conference (EURO-DAC94), Grenoble, France, September 1994.

    Google Scholar 

  17. Windley, P.: The Formal Verification of Generic Interpreters; Ph.D. Thesis, Division of Computer Science, University of California, Davis, July 1990.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Thomas F. Melham Juanito Camilleri

Rights and permissions

Reprints and permissions

Copyright information

© 1994 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Tahar, S., Kumar, R. (1994). Implementational issues for verifying RISC-pipeline conflicts in HOL. In: Melham, T.F., Camilleri, J. (eds) Higher Order Logic Theorem Proving and Its Applications. HUG 1994. Lecture Notes in Computer Science, vol 859. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-58450-1_58

Download citation

  • DOI: https://doi.org/10.1007/3-540-58450-1_58

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-58450-6

  • Online ISBN: 978-3-540-48803-3

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics