Abstract
This paper gives an overview of the real-time specification of a commercial RISC processor. The specification is at two related levels, with an abstraction relation defined between them. The lower level specification models separate stages of execution of up to five overlapped instructions. The higher level specification abstracts from the lower level to recapture an atomic, instruction level view of code execution. The load word instruction is used as an example to illustrate the specification at both levels.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Henman, P. and Staples, J., ‘Introduction to Functional Set Theory', Technical Report 144, Key Centre for Software Technology, Department of Computer Science, University of Queensland, 1990, revised September 1991.
Fidge, C., Kearney, P., Utting, M., ‘Formal Specification and Interactive Proof of a Simple Real-time Scheduler', Software Verification Research Centre Technical Report 94-11, April 1994, 49 pages.
Gerry Kane and Joe Heinrich, MIPS RISC Architecture, Prentice Hall 1992.
Kearney, P., Staples, J., Abbas, A., ‘Functional Verification of Hard Real-Time Programs', in Algorithms, Software, Architecture, ed. L. van Lueewen, Information Processing 92, Volume I, North-Holland 1992, 113–119.
Staples, J., Robinson, P., Hazel, D., ‘A functional logic for higher level reasoning about computation', to appear in Formal Aspects of Computing, 6, pages 1–38, 1994.
Utting, M., Kearney, P., ‘Pipeline Specification of a MIPS R3000 CPU', Software Verification Research Centre Technical Report 92-6, October 1992, revised February 1994, 57 pages.
Utting, M., ‘Instruction-level Specification of a MIPS R3000 CPU', Software Verification Research Centre Technical Report 93-26, February 1994, 27 pages.
Utting, M., Kearney., P., Specification Issues for Real-Time Behaviour of RISC Processors. To appear at the Australasian Workshop on Parallel and Real-Time Systems, Melbourne, July 1994.
Utting, M., Whitwell, K., ‘Ergo 4.0 Users Manual', Software Verification Research Centre Technical Report 93-19, December 1993.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1994 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kearney, P., Utting, M. (1994). A layered real-time specification of a RISC processor. In: Langmaack, H., de Roever, WP., Vytopil, J. (eds) Formal Techniques in Real-Time and Fault-Tolerant Systems. FTRTFT ProCoS 1994 1994. Lecture Notes in Computer Science, vol 863. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-58468-4_178
Download citation
DOI: https://doi.org/10.1007/3-540-58468-4_178
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-58468-1
Online ISBN: 978-3-540-48984-9
eBook Packages: Springer Book Archive