Skip to main content

Self-timed FPGA systems

  • Architectures
  • Conference paper
  • First Online:
Field-Programmable Logic and Applications (FPL 1995)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 975))

Included in the following conference series:

Abstract

Recently, there has been a renewal of interest in self-timed systems, due to their modularity, robustness, low-power consumption and average-case performance. Additionally, this paper argues that there are specific benefits to adopting self-timed design for FPGAs. The mapping problems of placement, routing and partitioning are simplified by not having a global clock constraint to meet, so more mappings are available for mapping algorithms to choose from. Hence, there is greater potential for algorithms to improve utilisation and performance of a design, or instead, to increase design turn-around by taking less time to produce a mapping. Furthermore, the ability to perform mappings quickly enables new FPGA applications where the mapping to the FPGA is done on-the-fly. However, currently available FPGAs provide no support for self-timed design. The latter half of the paper describes the STACC architecture, an FPGA architecture targeted at the implementation of self-timed bundled-data systems.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. C.L.Seitz. System Timing, chapter 7. Addison-Wesley, Mead and Conway Introduction to VLSI Systems edition, 1980.

    Google Scholar 

  2. I.E.Sutherland. Micropipelines. Communications of the ACM, 32(6):720–38, 1989.

    Google Scholar 

  3. S.B.Furber, P.Day, J.D.Garside, N.C.Paver, and J.V.Woods. A Micropipelined ARM. In T.Yanagawa and P.A.Ivey, editors, Proceedings of VLSI 93, pages 5.4.1–5.4.10, September 1993.

    Google Scholar 

  4. A.J.Martin, S.M.Burns, T.K.Lee, D.Borkovic, and P.J.Hazewindus. The Design of an Asynchronous Microprocessor. In C.LSeitz, editor, Advanced Research in VLSI: Proceedings of the Decennial Caltech Conference on VLSI, pages 351–373. MIT Press, 1989.

    Google Scholar 

  5. X.Ling and H.Amano. WASMII: a data driven computer on a virtual hardware. In FCCM93: Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, 1993.

    Google Scholar 

  6. P.Lysaght, J.Stockwood, J.Law, and D.Girma. Artificial Neural Network Implementation on a Fine-Grained FPGA. In 4th International Workshop on Field Programmable Logic and Applications, 1994.

    Google Scholar 

  7. E.Brunvand. Using FPGAs to Implement Self-Timed Systems. Journal of VLSI Signal Processing, 6(2):173–190, August 1993.

    Google Scholar 

  8. E.Brunvand. Using FPGAs to Prototype a Self-Timed Computer. In Workshop on Field Programmable Logic and Applications, pages 192–198, 1992.

    Google Scholar 

  9. J.Oldfield and C.Kappler. Implementing Self-timed Systems: Comparision of Configurable Logic Arrays with Full Custom Circuits. In FPGAs: International Workshop on Field Programmable Logic and Applications, chapter 6.3. Abingdon EE&CS Books, 1991.

    Google Scholar 

  10. P.Shaw and G.Milne. A Highly Parallel FPGA-Based Machine and its Formal Verification. Technical Report HDV-28-93, U. of Strathclyde, 1993.

    Google Scholar 

  11. M.Gamble, B.Rahardjo, and R.D.Mcleod. Reconfigurable FPGA Micropipelines. Technical report, U. of Manitoba, 1994.

    Google Scholar 

  12. K. Maheswaran and V. Akella. Hazard-free Implementation of the Self-Timed Cell set for the Xilinx 4000 Series FPGA. Technical report, U.C.Davis, 1994.

    Google Scholar 

  13. A.J.Martin. The Limitations to Delay-Insensitivity in Asynchronous Circuits. In W.J.Dally, editor, Sixth MIT Conference on Advanced Research in VLSI, pages 263–278. MIT Press, 1990.

    Google Scholar 

  14. S.Hauck, G.Borriello, S.Burns, and C.Ebeling. MONTAGE: An FPGA for Synchronous and Asynchronous Circuits. In Workshop on Field Programmable Logic and Applications, 1992.

    Google Scholar 

  15. M.E.Dean, D.L.Dill, and M.Horowitz. Self-Timed Logic Using Current-Sensing Completion Detection (CSCD). In Proc. International Conf. Computer Design (ICCD), pages 187–191. IEEE Computer Society Press, October 1991.

    Google Scholar 

  16. F.U.Rosenberger, C.E.Molnar, T.J.Chaney, and T.Fang. Q-Modules: Internally Clocked Delay-Insensitive Modules. IEEE Transactions on Computers, C-37(9):1005–1018, September 1988.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Will Moore Wayne Luk

Rights and permissions

Reprints and permissions

Copyright information

© 1995 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Payne, R. (1995). Self-timed FPGA systems. In: Moore, W., Luk, W. (eds) Field-Programmable Logic and Applications. FPL 1995. Lecture Notes in Computer Science, vol 975. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-60294-1_95

Download citation

  • DOI: https://doi.org/10.1007/3-540-60294-1_95

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-60294-1

  • Online ISBN: 978-3-540-44786-3

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics