Skip to main content

PEPE: A trace-driven simulator to evaluate reconfigurable multicomputer architectures

  • Conference paper
  • First Online:
Applied Parallel Computing Industrial Computation and Optimization (PARA 1996)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1184))

Included in the following conference series:

Abstract

Recent research on parallel systems with distributed memory has shown that the most difficult problem for system designers and users is related with the interconnection network. In this paper, we describe a programming and evaluating tool for multicomputers, named PEPE. It allows the execution of parallel programs and the evaluation of the network architecture. PEPE takes a parallel program as input and generates a communication trace obtained from this program. Next, PEPE simulates and evaluates the behaviour of a multicomputer architecture for this trace. The most important parameters of the multicomputer can be adjusted by the user. PEPE generates performance estimates and quality measures for the interconnection network. Another important feature of this tool is that it allows us to evaluate networks whose topology is reconfigurable. Reconfigurable networks are good alternatives to the classical approach. However, only recently this idea became the focus of much interest, due to technological developments (optical interconnection) that made it more viable. A reconfigurable network yields a variety of possible topologies for the network and enables the program to exploit this topological variety to speed up the computation.

This work was supported in part by CICYT under Grant TIC94-0510-C02-02

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Adamo, J.M., Trejo, L.: Programming environment for phase-reconfigurable parallel programming on supernode. Journal of Parallel and Distributed Computing. 23 (1994) 278–292

    Google Scholar 

  2. Brewer, E.A., Dellarocas, C.N., Colbrook, A., Weihl, W.E.: Proteus: A highperformance parallel-architecture simulator. In Proc. 1992 ACM Sigmetrics and Performance '92 Conference, (1992) 247–248

    Google Scholar 

  3. Ben-Asher, Y., Peleg, D., Ramaswami, R., Schuster, A.: The power of reconfiguration. Journal of Parallel and Distributed Computing, 13 (1991) 139–153

    Google Scholar 

  4. Davis, H., Goldschmidt, S.R., Hennesy, J.: Multiprocessor simulation and tracing using Tango. In Proc. of the Int. Conf. on Parallel Processing, (1991) II99–II107

    Google Scholar 

  5. Dally, W.J., Seitz, C.L.: Deadlock-free message-routing in multiprocessor interconnection networks. IEEE Transactions on Computers, C-36, No. 5 (1987) 547–553

    Google Scholar 

  6. Duato, J.: A new theory of deadlock-free adaptive routing in wormhole networks. IEEE Transactions on Parallel and Distributed Systems, 4, No. 11 (1993) 1–12

    Google Scholar 

  7. Garcia, J.M.: A new language for multicomputer programming. SIGPLAN Notices, 6 (1992) 47–53

    Google Scholar 

  8. García, J.M., Duato, J.: Dynamic reconfiguration of multicomputer networks: Limitations and tradeoffs. Euromicro Workshop on Parallel and Distributed Processing, IEEE Computer Society Press, (1993) 317–323

    Google Scholar 

  9. Hartson, H.R., Hix, D.: Human-computer interface development: Concepts and systems. ACM Computing Surveys, 21, No. 1 (1989)

    Google Scholar 

  10. Karp, A.: Programming for parallelism. IEEE Computer, (1987) 43–57

    Google Scholar 

  11. Nichols, K.M., Edmark, J.T.: Modeling multicomputer systems with PARET. IEEE Computer, (1988) 39–48

    Google Scholar 

  12. Segall, Z., Rudolph, L.: PIE: A programming and instrumentation environment for parallel processing. IEEE Software, (1985) 22–37

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Jerzy Waśniewski Jack Dongarra Kaj Madsen Dorte Olesen

Rights and permissions

Reprints and permissions

Copyright information

© 1996 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

García, J.M., Sánchez, J.L., González, P. (1996). PEPE: A trace-driven simulator to evaluate reconfigurable multicomputer architectures. In: Waśniewski, J., Dongarra, J., Madsen, K., Olesen, D. (eds) Applied Parallel Computing Industrial Computation and Optimization. PARA 1996. Lecture Notes in Computer Science, vol 1184. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-62095-8_32

Download citation

  • DOI: https://doi.org/10.1007/3-540-62095-8_32

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-62095-2

  • Online ISBN: 978-3-540-49643-4

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics