Skip to main content

A visual formalism for real time requirement specifications

  • Papers
  • Conference paper
  • First Online:

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1231))

Abstract

This paper presents a semantical basis of a graphical specification language, called real-time symbolic timing diagrams (RTSTD), to express real-time requirements of embedded systems. RTSTD allow a concise and unambigous formulation of real-time properties that are intuitively understandable by hardware designers. We give a precise semantical foundation of this graphical language in terms of real-time temporal logic. Due to this interpretation RTSTD can be embedded into existing verification tools to check whether an implementation satiesfies the given specification expressed as RTSTD.

Part of this work has been funded by the Commission of the European Communities under the ESPRIT project 20897, SACRES.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. R. Alur and D. Dill. The theory of timed automata. In J.W. de Bakker, T. Henzinger, and W.P. de Roever, editors, Real Time: Theorie in Practice, REX Workshop 1991, LNCS 600, pages 45–73. Springer-Verlag, 1992.

    Google Scholar 

  2. R. Alur and T. Henzinger. A really temporal logic. Journal of the ACM, 41:181–204, 1994.

    Article  MathSciNet  MATH  Google Scholar 

  3. J. Bengtsson, K. G. Larsen, F. Larsson, P. Pettersson, and W. Yi. UPPAAL — a tool suite for automatic verification of real-time systems. In Proceedings of the 4th DIMACS Workshop on Verification and Control of Hybrid Systems, 1995.

    Google Scholar 

  4. G. Boriello. Formalized timing diagrams. In Proceedings, The European Conference on Design Automation, pages 372–377, Brussels, Belgium, 1992.

    Google Scholar 

  5. J.R. Burch, E.M. Clarke, K.L. McMillan, and D.L. Dill. Sequential circuit verification using symbolic model checking. In Proceedings, 27th ACM/IEEE Design Automation Conference, pages 46–51, June 1990.

    Google Scholar 

  6. W. Damm, B. Josko, and R. Schlör. Specification and verification of VHDL-based system-level hardware designs. In E. Börger, editor, Specification and Validation Methods, pages 331–410. Oxford University Press, 1995.

    Google Scholar 

  7. C. Daws, A. Olivero, S. Tripakis, and S. Yovine. The tool KRONOS. In Hybrid Systems III, Verification and Control, LNCS 1066. Springer-Verlag, 1996.

    Google Scholar 

  8. C. Dietz. Graphical formalization of real-time requirements. In Formal Techniques in Real-Time and Fault-Tolerant Systems (FTRTFT'96), LNCS 1135, pages 366–384. Springer-Verlag, 1996.

    Google Scholar 

  9. K. Feyerabend. Real time symbolic timing diagrams. Technical report, Department of Computer Science, Oldenburg University, September 1996. http://ca.informatik.uni-oldenburg.de.

    Google Scholar 

  10. D. Harel, H. Lachover, A. Naamad, A. Pnueli, M. Politi, R. Sherman, A. Shtull-Trauring, and M. Trakhtenbrot. STATEMATE: A working environment for the development of complex reactive systems. IEEE Transactions on Software Engineering, 16:403–414, 1990.

    Article  Google Scholar 

  11. T. Henzinger, X. Nicollin, J. Sifakis, and S. Yovine. Symbolic model checking for real-time systems. Information and Computation, 111(2):193–244, 1994.

    Article  MathSciNet  MATH  Google Scholar 

  12. IEEE Standard VHDL Reference Manual IEEE Std 1076-1987, 1987.

    Google Scholar 

  13. P.K. Khordoc, M. Dufresne, and E. Czerny. A stimulus/response system based on hierarchical timing diagrams. Technical Report 770, Universite de Montreal, 1991.

    Google Scholar 

  14. C. Delgado Kloos and W. Damm, editors. Formal Methods for Hardware Verification. Springer-Verlag, 1996.

    Google Scholar 

  15. L. E. Moser, P. M. Melliar-Smith, Y.S. Ramakrishna, G. Kutty, and L. K. Dillon. The real-time graphical interval logic toolset. In Proceedings of the 8th Int. Conference on Computer Aided Verification CAV'96, LNCS 1102. Springer-Verlag, 1996.

    Google Scholar 

  16. Y.S. Ramakrishna, P.M. Melliar-Smith, L.E. Moser, L.K. Dillon, and G. Kutty. Really visual temporal reasoning. In Proceedings of 14th Real-Time Systems Symposium, pages 262–273, December 1993.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Miquel Bertran Teodor Rus

Rights and permissions

Reprints and permissions

Copyright information

© 1997 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Feyerabend, K., Josko, B. (1997). A visual formalism for real time requirement specifications. In: Bertran, M., Rus, T. (eds) Transformation-Based Reactive Systems Development. ARTS 1997. Lecture Notes in Computer Science, vol 1231. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-63010-4_11

Download citation

  • DOI: https://doi.org/10.1007/3-540-63010-4_11

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-63010-4

  • Online ISBN: 978-3-540-69058-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics