Abstract
We are designing and plan to fabricate a 3-dimensional field programmable gate array. The three dimensional VLSI technology, developed at Northeastern University, is based on transferred circuits with interconnections between layers of active devices. Interconnections are in metal, and can be placed anywhere on the chip. Our FPGA architecture, called Rothko, is based on the sea-of-gates FPGA model first proposed in the Triptych architecture (a 2-D architecture) in which individual cells can be used for routing, logic, or both. We provide 3-D connections to each cell from above and below. This makes our architecture truly 3-D with each cell having connections to cells on other layers. In this paper we present the architecture of Rothko, discuss the 3-D technology we use, and discuss CAD tools for mapping designs onto Rothko.
Preview
Unable to display preview. Download preview PDF.
References
G. Borriello, C. Ebeling, S. Hauck, and S. Burns, “The Triptych FPGA architecture,“ IEEE Trans. on VLSI Systems, vol. 3, no. 4, pp. 491–501, 1995.
S. M. Trimberger, Field-Programmable Gate Array Technology, S. M. Trimberger, ed., Kluwer Academic Publishers, Boston, MA, 1994.
M. Alexander, J. Cohoon, J. Colflesh, J. Karro, and G. Robins, “Threedimensional field-programmable gate arrays,“ Proc. IEEE International ASIC Conf., Austin TX, September 1995, pp. 253–256.
M. Alexander, J. Cohoon, J. Colflesh, J. Karro, E. Peters, and G. Robins, “Placement and routing for three-dimensional FPGAs,“ Fourth Canadian Workshop on Field-Programmable Devices, Toronto, Canada, May 1996, pp. 11–18.
J. Darnauer, P. Garay, T. Isshiki, J. Ramirez, and W. Dai, “A Field Programmable Multi-chip Module (FPMCM),“ in IEEE Workshop on FPGA's for Custom Computing Machines, pages 1–10, 1994.
V. Maheshwari, J. Darnauer, and W. Dai, “Design of FPGA's with Area I/O for Field Programmable MCM,“ in Proc. ACM/SIGDA Intl. Symposium on FieldProgrammable Gate Arrays, 1995.
The Trimorph project, Electronic Systems Group, University of Sheffield. http://www.shef.ac.uk/uni/academic/D-H/eee/esg/research/mcm.html
J. DePreitere, H. Neefs, H. Van Marck, J. Van Campenhout, Baets, Thienpont and Veretennicoff, “An Optoelectronic 3-D Field Programmable Gate Array,“ in Proc. 4th Int'l Workshop on Field Programmable Logic and Applications.
P. Zavracky, M. Zavracky, D-P Vu and B. Dingle, “Three Dimensional Processor using Transferred Thin Film Circuits,“ US Patent Application # 08531-177 allowed January 8, 1997.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1997 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Leeser, M., Meleis, W.M., Vai, M.M., Zavracky, P. (1997). Rothko: A three dimensional FPGA architecture, its fabrication, and design tools. In: Luk, W., Cheung, P.Y.K., Glesner, M. (eds) Field-Programmable Logic and Applications. FPL 1997. Lecture Notes in Computer Science, vol 1304. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-63465-7_207
Download citation
DOI: https://doi.org/10.1007/3-540-63465-7_207
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-63465-2
Online ISBN: 978-3-540-69557-8
eBook Packages: Springer Book Archive