Skip to main content

Implementation of pipelined multipliers on Xilinx FPGAs

  • Devices and Architectures
  • Conference paper
  • First Online:
Field-Programmable Logic and Applications (FPL 1997)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1304))

Included in the following conference series:

  • 185 Accesses

Abstract

In this paper we present an approach for handoptimized pipelined FPGA-multipliers, namely carry save array multipliers (CSM). By a detailed adaptation to the underlying architecture of XC4013E-3 FPGAs, we derive high throughput and compact implementation of FPGA-Multipliers. By means of a sophisticated pipelining scheme, clock frequencies of up to 96MHz are achievable for operand's wordthwidth of up to 10 bits.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Pirsch, P: Architectures for Digital Signal Processing, John Wley & Sons, to be published in (1997)

    Google Scholar 

  2. Hwang, K.: Computer Arithmetic, John Wley & Sons (1979)

    Google Scholar 

  3. Xilinx Inc.: The Programmable Logic Data Book (1994)

    Google Scholar 

  4. Mintzer, L.: FIR Filters with Field-Programmable Gate Arrays, IEEE Journal of VLSI Signal Processing, vol. 6 (1993) 119–127

    Article  Google Scholar 

  5. Saha A., Rangasayee E.: Fast and Efficient Implementation of Integer Arithmetic Algorithms Using FPGAs, IEEE Southeast Conference, (1993)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Wayne Luk Peter Y. K. Cheung Manfred Glesner

Rights and permissions

Reprints and permissions

Copyright information

© 1997 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Do, T.T., Kropp, H., Schwiegershausen, M., Pirsch, P. (1997). Implementation of pipelined multipliers on Xilinx FPGAs. In: Luk, W., Cheung, P.Y.K., Glesner, M. (eds) Field-Programmable Logic and Applications. FPL 1997. Lecture Notes in Computer Science, vol 1304. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-63465-7_210

Download citation

  • DOI: https://doi.org/10.1007/3-540-63465-7_210

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-63465-2

  • Online ISBN: 978-3-540-69557-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics