Abstract
Most DSM research in current years have ignored the impact of interconnection network altogether. Similarly, most of the interconnec- tion network research have focused on better network designs by using synthetic (uniform/non-uniform) traffic. Both these trends do not lead to any concrete guidelines about designing better networks for the emerging Distributed Shared Memory (DSM) paradigm. In this paper, we address these issues by taking a three-step approach. First, we propose a compre- hensive parameterized model to estimate the performance of an applica- tion on a DSM system. This model takes into account all key aspects of a DSM system: application, processor, cache/memory hierarchy, coherence protocol, and network. Next, using this model we evaluate the impact of different network design choices (link speed, link width, topology, ra- tio between router to physical link delay) on the overall performance of DSM applications and establish guidelines for designing better networks for DSM systems. Finally, we use simulations of SPLASH2 benchmark suites to validate our design guidelines. Some of the important design guidelines established in this paper are: 1) better performance is achieved by increasing link speed instead of link width, 2) increasing dimension of a network under constant bisection bandwidth constraint is not at all beneficial, and 3) network contention experienced by short messages is very crucial to the overall performance. These guidelines together with several others lay a good foundation for designing better networks for current and future generation DSM systems.
This research is supported in part by NSF Grant MIP-9309627 and NSF Career Award MIP-9502294.
To be presented in Workshop on Parallel Computer Routing and Communication (PCRCW’97), Atlanta, GA, June 1997
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
S. Chandra, J. R. Larus, and A. Rogers. Where is time spent in message-passing and shared-memory programs? In Proceedings of the sixth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VI), pages 61–73, San Jose, CA, October 1994.
D. Dai and D. K. Panda. Reducing Cache Invalidation Overheads in Wormhole DSMs Using Multidestination Message Passing. In Proceedings of the International Conference on Parallel Processing, pages I:138–145, Chicago, IL, Aug 1996.
D. Dai and D. K. Panda. How Can We Design Better Networks for DSM Systems? Technical Report OSU-CISRC-3/97-TR19, The Ohio State University, March 1997.
D. Dai and D. K. Panda. How Much Does Network Contention Affect Distributed Shared Memory Performance? In Proceedings of the International Conference on Parallel Processing, Chicago, IL, Aug 1997.
W. J. Dally. Performance Analysis of k-ary n-cube Interconnection Network. IEEE Transactions on Computers, pages 775–785, June 1990.
J. Duato, S. Yalamanchili, and L. Ni. Interconnection Networks: An Engineering Approach. The IEEE Computer Society Press, 1997.
D. Lenoski et al. The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor. In Proceedings of the 17th Annual International Symposium on Computer Architecture, pages 148–159, May 1990.
D. Lenoski et al. The Stanford DASH Multiprocessor. IEEE Computer, pages 63–79, March 1992.
J. Kuskin et al. The Stanford FLASH Multiprocessor. In Proceedings of the 21st Annual International Symposium on Computer Architecture, pages 302–313, 1994.
S. C. Woo et al. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 24–36, 1995.
K. Gharachorloo et al. Memory Consistency and Event Ordering in Scalable Shared-memory Multiprocessors. In Proceedings of the 17th Annual International Symposium on Computer Architecture, pages 15–26, May 1990.
J. L. Hennessy and D. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 1990.
D. Kroft. Lockup-free instruction fetch/prefetch cache organization. In Proceedings of the 8th Annual International Symposium on Computer Architecture, pages 81–85, 1981.
A. Rogers and Kai Li. Software support for speculative loads. In The Fifth International Symposium on Architectural Support for Programming Languages and Operating Systems (ASPLOS-V), pages 38–50, October 1992.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1998 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Dai, D., Panda, D.K. (1998). How Can We Design Better Networks for DSM Systems?. In: Yalamanchili, S., Duato, J. (eds) Parallel Computer Routing and Communication. PCRCW 1997. Lecture Notes in Computer Science, vol 1417. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-69352-1_15
Download citation
DOI: https://doi.org/10.1007/3-540-69352-1_15
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-64571-9
Online ISBN: 978-3-540-69352-9
eBook Packages: Springer Book Archive