Definition
The CHiP Computer is the Configurable, Highly Parallel architecture, a multiprocessor composed of processor-memory elements in a lattice of programm- able switches [1]. Designed in 1980 to exploit Very Large Scale Integration (VLSI), the switches are set under program control to connect and reconnect processors. Though the CHiP architecture was the first use of programmable interconnect, it has since been applied most widely in Field Programmable Gate Arrays (FPGAs). The Blue CHiP Project, the effort to investigate and develop the CHiP architecture, took Carver Mead’s “tall, thin man” vision as its methodology. Accordingly, it studied “How best to apply VLSI technology” from five research perspectives: VLSI, architecture, software, algorithms, and theory.
Discussion
Background and Motivation
In the late 1970s as...
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Bibliography
Snyder L (1982) Introduction to the configurable, highly parallel computer. Computer 15(1):47–56, Jan 1982
Conway L (1981) The MPC adventures, Xerox PARC Tech. Report VLSI-81-2; also published at http://ai.eecs.umich.edu/people/conway/VLSI/MPCAdv/MPCAdv.html
Conway L MPC79: a large-scale demonstration of a new way to create systems in silicon, http://ai.eecs.umich.edu/people/conway/VLSI/MPC79/MPC79Report.pdf
Snyder L (1980) Tree organized processor structure, A VLSI parallel processor design, Yale University Technical Report DCS/TR176
Snyder L (1980) Introduction to the configurable, highly parallel computer, Technical Report CSD-TR-351, Purdue University, Nov 1980
Snyder L (1981) Programming processor interconnection structures, Technical Report CSD-TR-381, Purdue University, Oct 1981
Gannon DB, Panetta J (1986) Restructuring SIMPLE for the CHiP architecture. Parallel Computation 3(4):305–326
Kapauan AA, Field JT, Gannon D, Snyder L (1984) The Pringle parallel computer. Proceedings of the 11th international symposium on computer architecture, IEEE, New York, pp 12–20
Snyder L (1984) Parallel programming and the Poker programming environment. Computer 17(7):27–36, July 1984
Snyder L (1982) The Poker (1.0) programmer’s guide, Purdue University Technical Report TR-434, Dec 1982
Notkin D, Snyder L, Socha D, Bailey ML, Forstall B, Gates K, Greenlaw R, Griswold WG, Holman TJ, Korry R, Lasswell G, Mitchell R, Nelson PA (1988) Experiences with poker. Proceedings of the ACM/SIGPLAN conference on parallel programming: experience with applications, languages and systems
Snyder L, Socha D (1986) Poker on the cosmic cube: the first retargetable parallel programming language and environment. Proceedings of the international conference on parallel processing, Los Alamitos
Kung HT, Leiserson CE (1980) Algorithms for VLSI processor arrays. In: Mead C, Conway L (eds) Introduction to VLSI systems, Addison-Wesley, Reading
Cypher RE, Sanz JLC, Snyder L (1990) Algorithms for image component labeling on SIMD mesh connected computers. IEEE Trans Comput 39(2):276–281
Cuny JE, Snyder L (1983) Compilation of data-driven programs for synchronous execution. Proceedings of the tenth ACM symposium on the principles of programming languages, Austin, pp 197–202
Berman F, Leighton FT, Snyder L (1981) Optimal tile salvage, Purdue University Technical Report TR-396, Jan 1981
Berman F, Johnson D, Leighton T, Shor P, Snyder L (1990) Generalized planar matching. J Algorithms 11:153–184
Snyder L (1986) Type architectures, shared memory, and the corollary of modest potential, Annual review of computer science, vol 1, Annual Reviews, Palo Alto
Lin C (1992) The portability of parallel programs across MIMD computers, PhD Dissertation, University of Washington
Chamberlain B, Choi S-E, Lewis E, Lin C, Snyder L and Weathersby W (1998) The case for high-level parallel programming in ZPL. IEEE Comput Sci Eng 5(3):76–86, July–Sept 1998
Chamberlain BL, Callahan D, Zima HP (2007) Parallel programmability and the Chapel language. Int J High Perform Comput Appl 21(3):291–312, Aug 2007
Snyder L (1981) Overview of the CHiP computer. In: Gray JP (ed) VLSI 81, Academic, London, pp 237–246
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media, LLC
About this entry
Cite this entry
Snyder, L. (2011). Blue CHiP. In: Padua, D. (eds) Encyclopedia of Parallel Computing. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-09766-4_237
Download citation
DOI: https://doi.org/10.1007/978-0-387-09766-4_237
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-09765-7
Online ISBN: 978-0-387-09766-4
eBook Packages: Computer ScienceReference Module Computer Science and Engineering