Skip to main content

Superscalar Processors

  • Reference work entry
Encyclopedia of Parallel Computing
  • 595 Accesses

Synonyms

Multiple-instruction issue; Out-of-order execution processors

Definition

A superscalar processor is designed to achieve an execution rate of more than one instruction per clock cycle for a single sequential program.

Discussion

Introduction

Superscalar processor design typically refers to a set of techniques that allow the central processing unit (CPU) of a computer to achieve a throughput of more than one instruction per cycle while executing a single sequential program. While there is not a universal agreement on the definition, superscalar design techniques typically include parallel instruction decoding, parallel register renaming, speculative execution, and out-of-order execution. These techniques are typically employed along with complementing design techniques such as pipelining, caching, branch prediction, and multi-core in modern microprocessor designs.

A typical superscalar processor today is the Intel Core i7 processor based on the Nehalem microarchitecture. There...

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 1,600.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 1,799.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Bibliography

  1. Tomasulo R (1967) An efficient algorithm for exploiting multiple arithmetic units. IBM J ResDev 11(1):8–24

    Google Scholar 

  2. Case B (1993) Intel reveals pentium implementation details. Microprocessor Report 29 Mar 1993

    Google Scholar 

  3. Patt Y, Hwu W-M, Shebanow M (1985) HPS, a new microarchitecture: rationale and introduction. In: Proceedings of the 18th annual workshop on microprogramming, Pacific Grove, pp 103–108

    Google Scholar 

  4. Smith J, Pleszkun A (1985) Implementation of precise interrupts in pipelined processors. In: Proceedings of the 12th international symposium on computer architecture, Boston

    Google Scholar 

  5. Hwu W-M, Patt Y (1987) Checkpoint repair for out-of-order execution machines. In: Proceedings of the 14th international symposium on computer architecture, Pittsburgh

    Google Scholar 

  6. Sohi G, Vajapeyam S (1987) Instruction issue logic for high-performance, interruptable pipelined processors. In: Proceedings of the 14th international symposium on computer architecture, New York

    Google Scholar 

  7. Colwell R (2005) Pentium chronicles – the people, passion, and politicc behind Intel’s Lanmark chips. Wiley-IEEE Computer Society, ISBN 978-0-47-173617-2

    Google Scholar 

  8. Hennessy J, Patterson D (2007) Computer architecture – a quantitative approach, 4th edn. Morgan Kauffman, San Francisco, ISBN 978-0-12-370490-0

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer Science+Business Media, LLC

About this entry

Cite this entry

Hwu, W.m. (2011). Superscalar Processors. In: Padua, D. (eds) Encyclopedia of Parallel Computing. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-09766-4_280

Download citation

Publish with us

Policies and ethics