Definition
A superscalar processor is designed to achieve an execution rate of more than one instruction per clock cycle for a single sequential program.
Discussion
Introduction
Superscalar processor design typically refers to a set of techniques that allow the central processing unit (CPU) of a computer to achieve a throughput of more than one instruction per cycle while executing a single sequential program. While there is not a universal agreement on the definition, superscalar design techniques typically include parallel instruction decoding, parallel register renaming, speculative execution, and out-of-order execution. These techniques are typically employed along with complementing design techniques such as pipelining, caching, branch prediction, and multi-core in modern microprocessor designs.
A typical superscalar processor today is the Intel Core i7 processor based on the Nehalem microarchitecture. There...
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Bibliography
Tomasulo R (1967) An efficient algorithm for exploiting multiple arithmetic units. IBM J ResDev 11(1):8–24
Case B (1993) Intel reveals pentium implementation details. Microprocessor Report 29 Mar 1993
Patt Y, Hwu W-M, Shebanow M (1985) HPS, a new microarchitecture: rationale and introduction. In: Proceedings of the 18th annual workshop on microprogramming, Pacific Grove, pp 103–108
Smith J, Pleszkun A (1985) Implementation of precise interrupts in pipelined processors. In: Proceedings of the 12th international symposium on computer architecture, Boston
Hwu W-M, Patt Y (1987) Checkpoint repair for out-of-order execution machines. In: Proceedings of the 14th international symposium on computer architecture, Pittsburgh
Sohi G, Vajapeyam S (1987) Instruction issue logic for high-performance, interruptable pipelined processors. In: Proceedings of the 14th international symposium on computer architecture, New York
Colwell R (2005) Pentium chronicles – the people, passion, and politicc behind Intel’s Lanmark chips. Wiley-IEEE Computer Society, ISBN 978-0-47-173617-2
Hennessy J, Patterson D (2007) Computer architecture – a quantitative approach, 4th edn. Morgan Kauffman, San Francisco, ISBN 978-0-12-370490-0
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media, LLC
About this entry
Cite this entry
Hwu, W.m. (2011). Superscalar Processors. In: Padua, D. (eds) Encyclopedia of Parallel Computing. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-09766-4_280
Download citation
DOI: https://doi.org/10.1007/978-0-387-09766-4_280
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-09765-7
Online ISBN: 978-0-387-09766-4
eBook Packages: Computer ScienceReference Module Computer Science and Engineering