Definition
Data Flow Computer Architecture is the study of special and general purpose computer designs in which performance of an operation on data is triggered by the presence of data items.
Discussion
Introduction
This article discusses several forms of data flow architecture that have been studied in university research groups and industrial laboratories beginning around 1974 [8]. The architectures covered all use some form of data flow graph programming model to enable the exploitation of parallelism.
In its original form, data flow architecture envisioned single instructions operating on individual data elements, integers or floating point numbers for example, as the units of computation, and this has characterized most of the design proposals and projects. Other designs have used blocks of instructions or modules of code as the independently executed unit.
Two major lines of development of data flow architecture have been pursued. In staticdata flow machines, the hardware...
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Bibliography
Arvind, Gostelow KP (1982) The U-interpreter. IEEE Computer February:42–49
Arvind, Nikhil RS, Pingali KK (1989) I-structures: data structures for parallel computing. ACM Trans Program Lang Syst 11(4): 598–632
Comte D, Hifdi N, Syre J (1980) The data driven LAU multiprocessor system: results and perspectives. In: Proceedings of IFIP congress 1980, Tokyo, Japan, Oct 1980, pp 175–180
Cornish M (1979) The TI data flow architectures: the power of concurrency for avionics. In: Proceedings of the third conference on digital avionics systems. IEEE, New York, pp 19–25
Culler DE, Sah A, Schauser KE, von Eicken T, Wawrzynek J (1991) Fine-grain parallelism with minimal hardware support: a compiler-controlled threaded abstract machine. In: Proceedings of the fourth international conference on architectural support for programming languages and operating systems. ACM, New York, pp 64–175
Davis AL (1978) The architecture and system method of DDM1: a recursively structured data driven machine. In: Fifth international symposium on computer architecture, pp 210–215
Davis AL (1979) DDM1. In: AFIPS conference proceedings 49, pp 1079–1086
Dennis JB, Misumas DP (1974) A computer architecture for highly parallel signal processing. In: Proceedings of the ACM national conference, New York, NY. ACM, New York, pp 402–409
Dennis JB, Misunas DP (1975) A preliminary architecture for a basic data-flow processor. In: Proceedings of the second annual symposium on computer architecture. ACM, pp 126–132. See also the retrospective in Sohi GS (ed) (1998) 25 years of the international symposia on computer architecture ACM, pp 2–4
NEC Electronics, Inc. (December 1985) μPD7281: image pipelined processor. Preliminary data sheet. NEC Electronics, Inc, Mountain View, CA
Gaudiot J-L, Bic L (1991) Advanced topics in data-flow computing. Prentice Hall, New York
Gostelow KP, Arvind (1977) A computer capable of exchanging processors for time. In: Information processing ‘77. North Holland, New York
Gurd JR, Kirkham CC, Watson I, January (1985) The Manchester dataflow prototype computer. Commun ACM 28(1):34–52
Hiraki K, Shimada T, Nishida K (1984) Hardware design of the SIGMA-1: a data-flow computer for scientific applications. In: International conference on parallel processing, Bellaire, MI. IEEE, pp 851–855
Hiraki K, Sekiguchi S, Shimada T (1991) Status Report of SIGMA-1: a data-flow supercomputer. In: Advanced topics in data-flow computing. Prentice Hall, New York, pp 207–223
Hoganauer EB, Newbold RF, Inn YJ (1982) DSSP: a data flow computer for signal processing In: International conference on parallel processing, Bellaire, MI. IEEE, pp 126–133
Iannucci RA (ed), Gao GR, Halstead RH, Smith B (1994) Multithreaded computer architecture: a summary of the state of the art. International series in engineering and computer science, Springer
Kurokawa H, Matsumoto K, Temma T, Iwashita M, Nukiyama T (1983) The architecture and performance of image pipeline processor. In: VLSI ’83: VLSI design of digital systems: proceedings of the IFIP TC 10/WG 10.5 international conference on very large scale integration, Trondheim, Norway. IFFIP/Elsevier, pp 275–284
Mercaldi M, Swanson S, Petersen A, Putnam A, Schwerin A, Oskin M Eggers S (2006) Instruction scheduling for a tiled dataflow architecture. In: Architectural support for programming languages and operating systems. ACM, New York, pp 141–150
Papadopoulos GM, Culler DE (1990) Monsoon: an explicit token-store architecture. Seventeenth international symposium on computer architecture, IEEE Computer Society/ACM, New York, pp 82–91. See also the retrospective in Sohi GS (ed) (1998) 25 years of the international symposia on computer architecture. ACM, pp 74–76
Papadopoulos GM, Traub KR (1991) Multithreading: a revisionist view of dataflow architectures. Proceedings of the 18th international symposium on computer architecture, ACM, New York, pp 342–351
Sankaralingam K, Nagarajan R, Gratz P, Desikan R, Gulati D, Hanson H, Kim C, Liu H, Ranganathan N, Sethumadhavan S, Sharif S, Shivakumar P, Yoder W, McDonald R, Keckler SW, Burger DC (2006) Distributed microarchitectural protocols in the TRIPS prototype processor. In: Thirty-ninth international symposium on microarchitecture, IEEE, Washington, DC, pp 480–491
Sharp JA (1985) Data flow computing. Wiley, New York
Temma T, Mizoguchi M, Hanaki S (1983) Template-controlled image processor TIP-1 performance evaluation. In: Proceedings of the IEEE, CPVR - Computer Vision and Pattern Recognition. IEEE
Tou J, Wegner P (eds) (February 1971) Data structures in programming languages. ACM SIGPLAN Notices 6:171–190. See especially the papers by Wegner, Johnston, Berry and Organick
Vedder R, Campbell M, Tucker G (1985) The Hughes data flow multiprocessor. In: Proceedings of the fifth international conference on distributed computing, Denver. IEEE, pp 2–9
Veen AH(1986) Dataflow machine architecture. ACM Comput Surv 18(4):365–396
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media, LLC
About this entry
Cite this entry
Dennis, J. (2011). Data Flow Computer Architecture. In: Padua, D. (eds) Encyclopedia of Parallel Computing. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-09766-4_512
Download citation
DOI: https://doi.org/10.1007/978-0-387-09766-4_512
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-09765-7
Online ISBN: 978-0-387-09766-4
eBook Packages: Computer ScienceReference Module Computer Science and Engineering