Skip to main content
Springer Nature Link
Log in

NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs

  • Chapter
Modern Circuit Placement

Part of the book series: Series on Integrated Circuits and Systems ((ICIR))

  • 1464 Accesses

This chapter is focused on NTUplace3 [6], a large-scale mixed-size analytical placer that can handle modern placement considerations such as wirelength, preplaced blocks, and density. Like many modern placers, NTUplace3 consists of three major stages: global placement, legalization, and detailed placement. Global placement evenly distributes blocks and finds the best position for each block to minimize the target cost (e.g., wirelength). Then, legalization removes all overlaps among blocks and places standard cells row by row. Detailed placement further refines the solution.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. ISPD 2006 Program. http://www.ispd.cc/program.html.

  2. T. Chan, J. Cong, J. Shinnerl, K. Sze, and M. Xie. mPL6: Enhanced multilevel mixed-size placement. In Proceedings of ACM International Symposium on Physical Design, pages 212-214, 2006.

    Google Scholar 

  3. T. Chan, J. Cong, and K. Sze. Multilevel generalized force-directed method for circuit placement. In Proceedings of ACM International Symposium on Physical Design, pages 185-192, April 2005. Best paper award at ISPD’2005

    Google Scholar 

  4. H. Chen, C.-K. Cheng, N.-C. Chou, A. B. Kahng, J. F. MacDonald, P. Suaris, B. Yao, and Z. Zhu. An algebraic multigrid solver for analytical placement with layout based clustering. In Proceedings of ACM/IEEE Design Automation Conference, pages 794-799, 2003

    Google Scholar 

  5. T.-C. Chen, T.-C. Hsu, Z.-W. Jiang, and Y.-W. Chang. NTUplace: a ratio partitioning based placement algorithm for large-scale mixed-size designs. In Proceedings of ACM International Symposium on Physical Design, pages 236-238, 2005

    Google Scholar 

  6. T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, and Y.-W. Chang. A high-quality mixed-size analytical placer considering preplaced blocks and density constraints. In Proceedings of IEEE/ACM International Conference on Computer-Aided Design, 2006

    Google Scholar 

  7. K. Doll, F.M. Johannes, and K. Antreich. Iterative placement improvement by network flow methods. IEEE Transations on Computer-Aided Design of Integrated Circuits and Systems, 13:1189-1200, 1994

    Article  Google Scholar 

  8. H. Eisenmann and F.M. Johannes. Generic global placement and floorplanning. In Proceedings of ACM/IEEE Design Automation Conference, pages 269-274, 1998

    Google Scholar 

  9. J. Gu and X. Huang. Efficient local search with search space smoothing: A case study of the traveling salesman problem (TSP). IEEE Transaction on Systems, Man and Cybernetics, 24(5):728-735, 1994

    Google Scholar 

  10. D. Hill. US patent 6,370,673: Method and system for high speed detailed placement of cells within an intergrated circuit design. 2002

    Google Scholar 

  11. Z.-W. Jiang, T.-C. Chen, T.-C. Hsu, H.-C. Chen, and Y.-W. Chang. NTUplace2: A hybrid placer using partitioning and analytical techniques. In Proceedings of ACM International Symposium on Physical Design, pages 215-217, 2006

    Google Scholar 

  12. A. B. Kahng, S. Reda, and Q. Wang. APlace: A general analytic placement framework. In Proceedings of ACM International Symposium on Physical Design, pages 233-235, 2005

    Google Scholar 

  13. A.B. Kahng and Q. Wang. Implementation and extensibility of an analytic placer. IEEE Transations on Computer-Aided Design of Integrated Circuits and Systems, 24(5), May 2005

    Google Scholar 

  14. A.B. Kahng and Q. Wang. A faster implementation of APlace. In Proceedings of ACM International Symposium on Physical Design, pages 218-220, 2006

    Google Scholar 

  15. G. Karypis and V. Kumar. Multilevel k-way hypergraph partitioning. In Proceedings of ACM/IEEE Design Automation Conference, pages 343-348, 1999

    Google Scholar 

  16. M. Kleinhans, G. Sigl, F.M. Johannes, and K. J. Antreich. Gordian: VLSI placement by quadratic programming and slicing optimization. IEEE Transations on Computer-Aided Design of Integrated Circuits and Systems, 10(3):356-365, 1991

    Article  Google Scholar 

  17. G.-J. Nam, C.J. Aplert, and P.G. Villarrubia. The ISPD 2006 placement contest and benchmark suite. In Slides presented at ISPD’06, 2006

    Google Scholar 

  18. W.C. Naylor, R. Donelly, and L. Sha. US patent 6,301,693: Non-linear optimization system and method for wire length and dealy optimization for an automatic electric circuit placer. 2001

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical Engineering, National Taiwan University, Taipei 106, Taiwan

    Hsin-Chen Chen & Yao-Wen Chang

Authors
  1. Tung-Chieh Chen
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Zhe-Wei Jiang
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Tien-Chang Hsu
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Hsin-Chen Chen
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Yao-Wen Chang
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. IBM Austin Research Laboratory, Austin, TX, USA

    Gi-Joon Nam

  2. University of California, Los Angeles, CA, USA

    Jason Cong

Rights and permissions

Reprints and permissions

Copyright information

© 2007 Springer Science+Business Media, LLC

About this chapter

Cite this chapter

Chen, TC., Jiang, ZW., Hsu, TC., Chen, HC., Chang, YW. (2007). NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs. In: Nam, GJ., Cong, J. (eds) Modern Circuit Placement. Series on Integrated Circuits and Systems. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-68739-1_11

Download citation

  • DOI: https://doi.org/10.1007/978-0-387-68739-1_11

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-0-387-36837-5

  • Online ISBN: 978-0-387-68739-1

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics