Skip to main content
SpringerLink
Log in

Mapping Decidable Signal Processing Graphs into FPGA Implementations

  • Chapter
  • First Online:
Handbook of Signal Processing Systems

  • 2852 Accesses

Abstract

Field programmable gate arrays (FPGAs) are examples of complex programmable system-on-chip (PSoC) platforms and comprise dedicated DSP hardware resources and distributed memory. They are ideal platforms for implementing computationally complex DSP systems in image processing and radar, sonar and signal processing. The chapter describes how decidable signal processing graphs are mapped into such platforms and shows how parallelism and pipelining can be controlled from a high level representation to achieve the required speed using minimal hardware resource. The process is demonstrated using a number of simple examples namely a finite impulse response (FIR) filter, lattice filter and a more complex adaptive signal processing design, a least means squares (LMS) filter.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Woods R, McAllister J, Lightbody G and Yi Y (2008) FPGA-based Implementation of Signal Processing Systems. 1st edn. Wiley, UK.

    Google Scholar 

  2. Meyer-Baese U (2001) Digital Signal Processing with Field Programmable Gate Arrays. Springer, Germany.

    Google Scholar 

  3. Omondi, AR (1994) Computer Arithmetic Systems. Prentice Hall Int’l., New York.

    MATH  Google Scholar 

  4. Kung SY (1988) VLSI Array Processors. Prentice Hall Itn’l., Englewood Cliffs, NJ, USA.

    Google Scholar 

  5. Parhi KK (1999) VLSI Digital Signal Processing Systems : Design and Implementation. John Wiley and Sons, Inc., New York.

    Google Scholar 

  6. Altera Corp. (2007) Stratix III Device Handbook. Available via http://www.altera. com.Cited6March2009.

  7. Xilinx Inc. (2005) Using Look-up Tables as Shift Registers (SRL-16) in Spartan-3 Generation FPGAs. Available via http://www.xilinx.com.Cited6March2009.

  8. International Technology Roadmap for Semiconductors: Design. Available via http://www.itrs.net/Links/2005ITRS/Design2005.pdf.

  9. White S A (1989) Applications of Distributed Arithmetic to Digital Signal Processing: a tutorial review. IEEE ASSP Mag. 6 (3), 4–19

    Article  Google Scholar 

  10. Turner R H and Woods R (2004) Highly Efficient, Limited Range Multipliers for LUT-based FPGA Architectures. IEEE Trans. on VLSI Syst. 12, 1113–1118.

    Article  Google Scholar 

  11. Wilton S J E, Luk W and Ang SS (2004) The Impact of Pipelining on Energy per Operation in Field-Programmable Gate Arrays. Proc. of Int’l conf. on Field Programmable Logic and Application, 719–728.

    Google Scholar 

  12. Leiserson C E and Saxe J B (1983) Optimizing Synchronous Circuitry by Retiming. Proc. Of the Third Caltech Conference on VLSI, 87–116.

    Google Scholar 

  13. Monteiro J, Devadas S and Ghosh A (1993) Retiming Sequential Circuits for Low Power. Proc. of IEEE Int’l Conf. on Computer Aided Design, 398–402.

    Google Scholar 

  14. Ting L K, Woods R F, Cowan C F N, Cork P and Sprigings C (2000) High-Performance Fine-grained Pipelined LMS Algorithm in Virtex FPGA. Proc. of SPIE Advanced Signal Processing Algorithms, Architectures and Implementations X, 4116, 288–299.

    Google Scholar 

  15. McCanny J, Hu Y, Ding T, Trainor D and Ridge D (1996) Rapid design of DSP ASIC cores using Hierarchical VHDL Libraries. Proc. of 30th Asilomar Conf. on Signals, Systems and Computers, 1344–1348.

    Google Scholar 

  16. Bringmann O and Rosenstiel W (1997) Resource Sharing in Hierarchical Synthesis. Proc. Of Int’l Conf. on Computer-Aided Design, 318–325.

    Google Scholar 

  17. McKeown S, Fischaber S, Woods R, McAllister J and Malins E (2006) Low Power Optimisation of DSP Core Networks on FPGA for High End Signal Processing Systems. Proc. of Int’l Conf. on Military and Aerospace Programmable Logic Devices, Washington, D.C.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. ECIT Institute, Queen’s University of Belfast, Queen’s Road, Queen’s Island, Belfast, UK

    Roger Woods

Authors
  1. Roger Woods
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Roger Woods .

Editor information

Editors and Affiliations

  1. , Dept. of Electrical and, University of Maryland, A. V. Williams Bldg. 2311, College Park, 20742, Maryland, USA

    Shuvra S. Bhattacharyya

  2. Leiden Inst. Advanced Computer Science, Leiden Embedded Research Center, Leiden University, Niels Bohrweg 1, Leiden, 2333 CA, Netherlands

    Ed F. Deprettere

  3. RWTH Aachen University, Templergraben 55, Aachen, 52056, Germany

    Rainer Leupers

  4. , Department of Computer Systems, Tampere University of Technology, Korkeakoulunkatu 1, Tampere, 33720, Finland

    Jarmo Takala

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer Science+Business Media, LLC

About this chapter

Cite this chapter

Woods, R. (2010). Mapping Decidable Signal Processing Graphs into FPGA Implementations. In: Bhattacharyya, S., Deprettere, E., Leupers, R., Takala, J. (eds) Handbook of Signal Processing Systems. Springer, Boston, MA. https://doi.org/10.1007/978-1-4419-6345-1_31

Download citation

  • DOI: https://doi.org/10.1007/978-1-4419-6345-1_31

  • Published:

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4419-6344-4

  • Online ISBN: 978-1-4419-6345-1

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation