Abstract
The following paper describes efforts to develop a processor architecture that meets the requirements of hard real time computing. The architecture is of the RISC-type with a single, modular CPU. The modules are a Kernel Processor, a Task Processor, a Memory Module and a Controller for internal and external communication. By integrating multiple register files directly accessible by the ALU, the number of main memory accesses decreases and the time for context-switches is reduced considerably. While OS functions, scheduling, time management and interrupt handling are performed by the Kernel Processor, the Task Processor focuses on its primary function, viz., to execute application program code. Assigning the traditionally sequentially performed program-, operating system- and memory-operations to different modules working in parallel results in a significant increase of performance. The reduced instruction set interfacing this architecture allows for a complete and convenient implementation of real time algorithms, especially in distributed systems, without loosing the operational determinism. On the other hand, the simplicity of the design enables the validation in a safety certification process, which was one of the design guidelines.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Anderson, R. (1991). Design and Test Integration, The Reality Behind Fast Time-to-Market. Keynote Address at the 14th Annual IEEE Workshop on Design for Testability, Vail, Colorado
Borst, P. and Meske, H.-P. (1990). Design and Implementation of a Prolog-RISC-Processor. Technical Report, University of Karlsruhe, Germany.
Colnariç, M. and Halang, W.A. (1993). Architectural Support for Predictability in Hard Real Time Systems. IFAC Control Eng. Practice, Vol. 1, 1, pp. 51–57.
Gajski, D. and Kuhn, R. (1983) Guest Editors Introduction: New VLSI Tools, COMPUTER
Halang, W.A. and Stoyenko, A.D. (1991). Constructing Predictable Real Time Systems. Kluwer Academic Publishers, Boston-Dordrecht-London.
Heide, J.A. and Halang, W.A. (1991). Performance Metrics for Real-Time Systems. Springer: Informatik-Fachberichte, Vol. 295, pp. 121–127.
Hunt, W.A. (1985) A Verified Microprocessor, Ph. D. Dissertation, University of Texas, Austin
Kershaw, J. (1987) The VIPER Microprocessor. Technical Report 87014, Royal Signals and Radar Establishment, Malvern, Worcs. London:HMSO.
Malcolm, N. and Zhao, W. (1994). The Timed-Token Protocol for Real-Time Communications. IEEE COMPUTER, Vol. 27, 1, pp. 35–41.
Wunderlich, H.-J. (1991) Rechnergestützte Verfahren für den prüfgerechten Entwurf und Test hochintegrierter Schaltungen, Springer-Verlag
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1997 Springer-Verlag London Limited
About this paper
Cite this paper
Meske, HP., Halang, W.A. (1997). A Processor Architecture Designed to Faciliate the Safety Certification of Hard Real Time Systems. In: Schoitsch, E. (eds) Safe Comp 96. Springer, London. https://doi.org/10.1007/978-1-4471-0937-2_5
Download citation
DOI: https://doi.org/10.1007/978-1-4471-0937-2_5
Publisher Name: Springer, London
Print ISBN: 978-3-540-76070-2
Online ISBN: 978-1-4471-0937-2
eBook Packages: Springer Book Archive