

# Handbook of Signal Processing Systems



Shuvra S. Bhattacharyya • Ed F. Deprettere  
Rainer Leupers • Jarmo Takala  
Editors

# Handbook of Signal Processing Systems

Second Edition

Foreword by S.Y. Kung

 Springer

*Editors*

Shuvra S. Bhattacharyya  
Department of Electrical  
and Computer Engineering  
University of Maryland  
College Park Maryland, USA

Ed F. Deprettere  
Leiden Inst. Advanced Computer Science  
Leiden Embedded Research Center  
Leiden University  
CA Leiden, Netherlands

Rainer Leupers  
Software for Systems on Silicon  
RWTH Aachen University  
Aachen, Germany

Jarmo Takala  
Department of Pervasive Computing  
Tampere University of Technology  
Tampere, Finland

ISBN 978-1-4614-6858-5

ISBN 978-1-4614-6859-2 (eBook)

DOI 10.1007/978-1-4614-6859-2

Springer New York Heidelberg Dordrecht London

Library of Congress Control Number: 2013938599

© Springer Science+Business Media, LLC 2013

This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed. Exempted from this legal reservation are brief excerpts in connection with reviews or scholarly analysis or material supplied specifically for the purpose of being entered and executed on a computer system, for exclusive use by the purchaser of the work. Duplication of this publication or parts thereof is permitted only under the provisions of the Copyright Law of the Publisher's location, in its current version, and permission for use must always be obtained from Springer. Permissions for use may be obtained through RightsLink at the Copyright Clearance Center. Violations are liable to prosecution under the respective Copyright Law.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

While the advice and information in this book are believed to be true and accurate at the date of publication, neither the authors nor the editors nor the publisher can accept any legal responsibility for any errors or omissions that may be made. The publisher makes no warranty, express or implied, with respect to the material contained herein.

Printed on acid-free paper

Springer is part of Springer Science+Business Media ([www.springer.com](http://www.springer.com))

**To Milu**

*Shuvra Bhattacharyya*

**To Deirdre**

*Ed Deprettere*

**To Bettina**

*Rainer Leupers*

**To Auli**

*Jarmo Takala*



# Foreword

It gives me immense pleasure to introduce this timely handbook to the research/development communities in the field of signal processing systems (SPS). This is the first of its kind and represents the state-of-the-art coverage of research in this field. The driving force behind information technologies (IT) hinges critically upon the major advances in both *component integration* and *system integration*. The major breakthrough for the former is undoubtedly the invention of IC in the 1950s by Jack S. Kilby, the Nobel Prize Laureate in physics in 2000. In an integrated circuit, all components were made of the same semiconductor material. Beginning with the pocket calculator in 1964, there have been many increasingly complex applications followed. In fact, processing gates and memory storage on a chip have since then grown at an exponential rate, following Moore's Law. (Moore himself admitted that Moore's Law had turned out to be more accurate, longer lasting, and deeper in impact than he ever imagined.) With greater device integration, various signal processing systems have been realized for many killer IT applications. Further breakthroughs in computer sciences and Internet technologies have also catalyzed large-scale *system integration*. All these have led to today's IT revolution which has profound impacts on our lifestyle and overall prospect of humanity. (It is hard to imagine life today without mobiles or Internets!)

The success of SPS requires a well-concerted integrated approach from multiple disciplines, such as device, design, and application. It is important to recognize that *system integration* means much more than simply squeezing components onto a chip and, more specifically, there is a symbiotic relationship between applications and technologies. Emerging applications, e.g., 3D TV, will prompt modern system requirements on performance and power consumption, thus inspiring new intellectual challenges. The SPS architecture must consider overall system performance, flexibility, and scalability, power/thermal management, hardware–software partition, and algorithm developments. With greater integration, system designs become more complex and there exists a huge gap between what can be theoretically designed and what can be practically implemented. It is critical to consider, for instance, how to deploy in concert an ever increasing number of transistors with acceptable power consumption and how to make hardware effective for applications and yet friendly

to the users (easy to program). In short, major advances in SPS must arise from close collaboration between application, hardware/architecture, algorithm, CAD, and system design.

The handbook has offered a comprehensive and up-to-date treatment of the driving forces behind SPS, current architectures, and new design trends. It has also helped seed the SPS field with innovations in applications; architectures; programming and simulation tools; and design methods. More specifically, it has provided a solid foundation for several imminent technical areas, for instance, scalable, reusable, and reliable system architectures, energy-efficient high-performance architectures, IP deployment and integration, on-chip interconnects, memory hierarchies, and future cloud computing. Advances in these areas will have greater impact on future SPS technologies.

It is only fitting for Springer to produce this timely handbook. Springer has long played a major role in academic publication on SPS, many of them have been in close cooperation with IEEE's signal processing, circuits and systems, and computer societies. For nearly 20 years, I have been the editor-in-chief of Springer's journal of signal processing systems, considered by many as a major forum for the SPS researchers. Nevertheless, the idea has been around for years that a single-volume reference book would very effectively complement the journal in serving this technical community. Then, during the 2008 IEEE Workshop on Signal Processing Systems, Washington D.C., Jennifer Evans from Springer and the editorial team led by Prof. Shuvra Bhattacharyya met to brainstorm implementation of such idea. The result is this handsome volume, containing contributions from renowned pioneers and active researchers.

I congratulate the authors and editors for putting together such an outstanding handbook. The fact that the second edition is released so soon after the first version is a clear attestation of its great demand from all the professional communities working in the broad area of signal processing systems (SPS). It is truly a timely contribution to the field of SPS for many decades to come.

Princeton, NJ

S.Y. Kung

# Preface to the First Edition

This handbook provides a reference on key topics in the design, analysis, implementation, and optimization of hardware and software for signal processing systems. Plans for the handbook originated through valuable discussions with SY Kung (Princeton University) and Jennifer Evans (Springer). Through these discussions, we became aware of the need for an integrated reference focusing on the efficient implementation of signal processing applications. We were then fortunate to be able to enlist the participation of a diverse group of leading experts to contribute chapters in a broad range of complementary topics.

We hope that this handbook will serve as a useful reference to engineering practitioners, graduate students, and researchers working in the broad area of signal processing systems. It is also envisioned that selected chapters from the book can be used as core readings for seminar- or project-oriented graduate courses in signal processing systems. Given the wide range of topics covered in the book, instructors would have significant flexibility to orient such a course towards particular themes or levels of abstraction that they would like to emphasize.

The handbook is organized in four parts. Part I motivates representative applications that drive and apply state-of-the-art methods for design and implementation of signal processing systems; Part II discusses architectures for implementing these applications; Part III focuses on compilers and simulation tools; and Part IV describes models of computation and their associated design tools and methodologies.

We are very grateful to all of the authors for their valuable contributions and for the time and effort they have devoted to preparing the chapters. We would also like to thank Jennifer Evans and SY Kung for their encouragement of this project, which was instrumental in getting the project off the ground, and Jennifer Maurer for her support and patience throughout the entire development process of the handbook.

College Park, MD  
Leiden, The Netherlands  
Aachen, Germany  
Tampere, Finland

Shuvra S. Bhattacharyya  
Ed Deprettere  
Rainer Leupers  
Jarmo Takala



# Preface to the Second Edition

In this edition of the Handbook of Signal Processing Systems, many of the chapters from the first edition have been updated and several new chapters have been added. The new contributions include chapters on inertial sensors, real-time stream mining, stereoscopic and multiview 3D displays, wireless transceivers, radio astronomy, stereo vision, particle filtering architectures, and multidimensional dataflow graphs.

We hope that this updated edition of the handbook will continue to serve as a useful reference to engineering practitioners, graduate students, and researchers working in the broad area of signal processing systems. Selected chapters from the book can be used as core readings for seminar- or project-oriented graduate courses in signal processing systems. Given the wide range of topics covered in the book, instructors have significant flexibility to orient such a course towards particular themes or levels of abstraction that they would like to emphasize.

This new edition of the handbook is organized in three parts, where, due to their close relationship, the third and fourth parts from the first edition have been integrated into a single part (Part ). Part I of the second edition motivates representative applications that drive and apply state-of-the-art methods for design and implementation of signal processing systems; Part II discusses architectures for implementing these applications; and Part focuses on compilers, as well as models of computation and their associated design tools and methodologies. In each part, chapters are ordered alphabetically based on the last name of the first author.

We are very grateful to all of the authors for their valuable contributions and for the time and effort they have devoted to preparing the chapters. We would also like to thank Courtney Clark for her support and patience throughout the entire development process of the handbook.

College Park, MD  
Leiden, The Netherlands  
Aachen, Germany  
Tampere, Finland

Shuvra S. Bhattacharyya  
Ed Deprettere  
Rainer Leupers  
Jarmo Takala



# Contents

## Part I Applications

<b>Signal Processing for Stereoscopic and Multi-View 3D Displays .....</b>	<b>3</b>
Atanas Boev, Robert Bregovic, and Atanas Gotchev	
<b>Video Compression .....</b>	<b>49</b>
Yu-Han Chen and Liang-Gee Chen	
<b>Inertial Sensors and Their Applications .....</b>	<b>69</b>
Jussi Collin, Pavel Davidson, Martti Kirkko-Jaakkola, and Helena Leppäkoski	
<b>Finding It Now: Construction and Configuration of Networked Classifiers in Real-Time Stream Mining Systems .....</b>	<b>97</b>
Raphaël Ducasse and Mihaela van der Schaar	
<b>High-Energy Physics .....</b>	<b>135</b>
Anthony Gregerson, Michael J. Schulte, and Katherine Compton	
<b>Signal Processing for Wireless Transceivers .....</b>	<b>171</b>
Markku Juntti, Markku Renfors, and Mikko Valkama	
<b>Signal Processing for Cryptography and Security Applications .....</b>	<b>223</b>
Miroslav Knežević, Lejla Batina, Elke De Mulder, Junfeng Fan, Benedikt Gierlichs, Yong Ki Lee, Roel Maes, and Ingrid Verbauwhede	
<b>Digital Signal Processing in Home Entertainment .....</b>	<b>243</b>
Konstantinos Konstantinides	
<b>Signal Processing for Control .....</b>	<b>261</b>
William S. Levine	

<b>MPEG Reconfigurable Video Coding</b> .....	281
Marco Mattavelli, Mickaël Raulet, and Jörn W. Janneck	
<b>Signal Processing for High-Speed Links</b> .....	315
Naresh Shanbhag, Andrew Singer, and Hyeon-Min Bae	
<b>Medical Image Processing</b> .....	349
Raj Shekhar, Vivek Walimbe, and William Plishker	
<b>Low-Power Wireless Sensor Network Platforms</b> .....	381
Jukka Suhonen, Mikko Kohvakka, Ville Kaseva, Timo D. Hämäläinen, and Marko Hännikäinen	
<b>Signal Processing Tools for Radio Astronomy</b> .....	421
Alle-Jan van der Veen and Stefan J. Wijnholds	
<b>Distributed Smart Cameras and Distributed Computer Vision</b> .....	465
Marilyn Wolf and Jason Schlessman	
 <b>Part II Architectures</b>	
<b>Architectures for Stereo Vision</b> .....	483
Christian Banz, Holger Blume, and Peter Pirsch	
<b>Multicore Systems on Chip</b> .....	517
Luigi Carro and Mateus Beck Rutzig	
<b>Coarse-Grained Reconfigurable Array Architectures</b> .....	553
Bjorn De Sutter, Praveen Raghavan, and Andy Lambrechts	
<b>Arithmetic</b> .....	593
Oscar Gustafsson and Lars Wanhammar	
<b>Architectures for Particle Filtering</b> .....	639
Sangjin Hong and Seong-Jun Oh	
<b>Application Specific Instruction Set DSP Processors</b> .....	671
Dake Liu and Jian Wang	
<b>FPGA-Based DSP</b> .....	707
John McAllister	
<b>Application-Specific Accelerators for Communications</b> .....	741
Yang Sun, Kiarash Amiri, Michael Brogioli, and Joseph R. Cavallaro	
<b>General-Purpose DSP Processors</b> .....	779
Jarmo Takala	
<b>Mixed Signal Techniques</b> .....	803
Olli Vainio	

<b>DSP Systems Using Three-Dimensional Integration Technology .....</b>	<b>835</b>
Tong Zhang, Yangyang Pan, and Yiran Li	

### **Part III Design Methods and Tools**

<b>Methods and Tools for Mapping Process Networks onto Multi-Processor Systems-On-Chip .....</b>	<b>867</b>
Iuliana Bacivarov, Wolfgang Haid, Kai Huang, and Lothar Thiele	

<b>Dynamic Dataflow Graphs .....</b>	<b>905</b>
Shuvra S. Bhattacharyya, Ed F. Deprettere, and Bart D. Theelen	

<b>DSP Instruction Set Simulation .....</b>	<b>945</b>
Florian Brandner, Nigel Horspool, and Andreas Krall	

<b>Integrated Modeling Using Finite State Machines and Dataflow Graphs .....</b>	<b>975</b>
Joachim Falk, Christian Haubelt, Christian Zebelein, and Jürgen Teich	

<b>C Compilers and Code Optimization for DSPs .....</b>	<b>1015</b>
Björn Franke	

<b>Kahn Process Networks and a Reactive Extension .....</b>	<b>1041</b>
Marc Geilen and Twan Basten	

<b>Decidable Dataflow Models for Signal Processing: Synchronous Dataflow and Its Extensions.....</b>	<b>1083</b>
Soonhoi Ha and Hyunok Oh	

<b>Systolic Arrays .....</b>	<b>1111</b>
Yu Hen Hu and Sun-Yuan Kung	

<b>Multidimensional Dataflow Graphs.....</b>	<b>1145</b>
Joachim Keinert and Ed F. Deprettere	

<b>Compiling for VLIW DSPs .....</b>	<b>1177</b>
Christoph W. Kessler	

<b>Software Compilation Techniques for MPSoCs .....</b>	<b>1215</b>
Rainer Leupers, Weihua Sheng, and Jeronimo Castrillon	

<b>Embedded C for Digital Signal Processing .....</b>	<b>1259</b>
Bryan E. Olivier	

<b>Signal Flow Graphs and Data Flow Graphs .....</b>	<b>1277</b>
Keshab K. Parhi and Yanni Chen	

<b>Optimization of Number Representations.....</b>	<b>1303</b>
Wonyong Sung	

<b>Polyhedral Process Networks .....</b>	<b>1335</b>
Sven Verdoolaege	
<b>Mapping Decidable Signal Processing Graphs into FPGA</b>	
<b>Implementations.....</b>	<b>1377</b>
Roger Woods	

# Contributors

**Kiarash Amiri** Rice University, Houston, TX, USA

**Iuliana Bacivarov** Computer Engineering and Networks Laboratory, ETH Zurich, Switzerland

**Hyeon-min Bae** KAIST, Daejeon, South Korea

**Christian Banz** Institute of Microelectronic Systems, Leibniz University of Hannover, Hannover, Germany

**Twan Basten** Eindhoven University of Technology and TNO-ESI, Eindhoven, The Netherlands

**Lejla Batina** KU Leuven, ESAT/COSIC and IBBT, Belgium  
Radboud University Nijmegen, ICIS/Digital Security Group, The Netherlands

**Shuvra S. Bhattacharyya** University of Maryland, College Park, MD, USA

**Holger Blume** Institute of Microelectronic Systems, Leibniz University of Hannover, Hannover, Germany

**Atanas Boev** Department of Signal Processing, Tampere University of Technology, Tampere, Finland

**Florian Brandner** Applied Mathematics and Computer Science, Technical University of Denmark, Kongens Lyngby, Denmark

**Robert Bregovic** Department of Signal Processing, Tampere University of Technology, Tampere, Finland

**Michael Brogioli** Rice University, Houston, TX, USA

**Luigi Carro** Federal University of Rio Grande do Sul, Porto Alegre, RS, Brazil

**Jeronimo Castrillon** Institute for Software for Systems on Silicon, RWTH Aachen University, Aachen, Germany

**Joseph R. Cavallaro** Rice University, Houston, TX, USA

**Liang-Gee Chen** Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C.

**Yanni Chen** Marvell Semiconductor Inc., Santa Clara, CA, USA

**Yu-Han Chen** Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C.

**Jussi Collin** Department of Computer Systems, Tampere University of Technology, Tampere, Finland

**Katherine Compton** University of Wisconsin, Madison, WI, USA

**Pavel Davidson** Department of Computer Systems, Tampere University of Technology, Tampere, Finland

**Elke De Mulder** Cryptography Research, Inc., a division of Rambus, San Francisco, CA, USA

**Bjorn De Sutter** Ghent University, Gent, Belgium

**Ed F. Deprettere** Leiden University, Leiden, The Netherlands

**Raphael Ducasse** The Boston Consulting Group, Boston, MA, USA

**Joachim Falk** University of Erlangen-Nuremberg, Hardware-Software-Co-Design, Erlangen, Germany

**Junfeng Fan** KU Leuven, ESAT/COSIC and IBBT, Belgium

**Björn Franke** University of Edinburgh, School of Informatics, Informatics Forum, Scotland, United Kingdom

**Marc Geilen** Eindhoven University of Technology, Eindhoven, The Netherlands

**Benedikt Gierlichs** KU Leuven, ESAT/COSIC and IBBT, Belgium

**Atanas Gotchev** Department of Signal Processing, Tampere University of Technology, Tampere, Finland

**Anthony Gregerson** University of Wisconsin, Madison, WI, USA

**Oscar Gustafsson** Department of Electrical Engineering, Linköping University, Linköping, Sweden

**Soonhoi Ha** Seoul National University, Seoul, Republic of Korea

**Wolfgang Haid** Computer Engineering and Networks Laboratory, ETH Zurich, Switzerland

**Timo D. Hämmäläinen** Tampere University of Technology, Tampere, Finland

**Marko Hännikäinen** Tampere University of Technology, Tampere, Finland

**Christian Haubelt** Applied Microelectronics and Computer Engineering, University of Rostock, Rostock-Warnemünde, Germany

**Sangjin Hong** Department of Electrical and Computer Engineering, Stony Brook University, Stony Brook, NY, USA

**Nigel Horspool** Department of Computer Science, University of Victoria, Victoria, BC, Canada

**Yu Hen Hu** Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA

**Kai Huang** Computer Engineering and Networks Laboratory, ETH Zurich, Switzerland

**Jörn W. Janneck** Department of Computer Science, Lund University, Lund, Sweden

**Markku Juntti** Department of Communications Engineering and Centre for Wireless Communications, University of Oulu, Oulu, Finland

**Ville Kaseva** Tampere University of Technology, Tampere, Finland

**Joachim Keinert** Fraunhofer Institute for Integrated Circuits, Erlangen, Germany

**Christoph W. Kessler** Department of Computer Science (IDA), Linköping University, Linköping, Sweden

**Martti Kirkko-Jaakkola** Department of Computer Systems, Tampere University of Technology, Tampere, Finland

**Miroslav Knežević** NXP Semiconductors, Leuven, Belgium

**Mikko Kohvakka** Suntrica Ltd, Salo, Finland

**Konstantinos Konstantinides** Legal, Dolby Laboratories, Sunnyvale, CA

**Andreas Krall** Institut für Computersprachen, Technische Universität Wien, Vienna, Austria

**Sun-Yuan Kung** Department of Electrical Engineering, Princeton University, Princeton, NJ, USA

**Andy Lambrechts** IMEC, Heverlee, Belgium

**Yong Ki Lee** Samsung Electronics, Suwon, South Korea

**Helena Leppäkoski** Department of Computer Systems, Tampere University of Technology, Tampere, Finland

**Rainer Leupers** Institute for Software for Systems on Silicon, RWTH Aachen University, Aachen, Germany

**William S. Levine** Department of ECE, University of Maryland, College Park, MD, USA

**Yiran Li** Rensselaer Polytechnic Institute, Troy, NY, USA

**Dake Liu** Linköping University, Linköping, Sweden

**Roel Maes** KU Leuven, ESAT/COSIC and IBBT, Belgium

**Marco Mattavelli** SCI-STI-MM Lab, EPFL, Lausanne, Switzerland

**John McAllister** Institute of Electronics, Communications and Information Technology (ECIT), Queen's University Belfast, Belfast, UK

**Hyunok Oh** Hanyang University, Seoul, Korea

**Seong-Jun Oh** College of Information & Communication, Division of Computer and Communications Engineering, Korea University, Seoul, Korea

**Bryan E. Olivier** ACE Associated Compiler Experts bv., Amsterdam, The Netherlands

**Yangyang Pan** Rensselaer Polytechnic Institute, Troy, NY, USA

**Keshab K. Parhi** Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA

**Peter Pirsch** Institute of Microelectronic Systems, Leibniz University of Hannover, Hannover, Germany

**William Plishker** University of Maryland, College Park, MD, USA

**Praveen Raghavan** IMEC, Kapeldreef Heverlee, Belgium

**Mickaël Raulet** IETR/INSA Rennes, Rennes, France

**Markku Renfors** Department of Communications Engineering, Tampere University of Technology, Tampere, Finland

**Mateus Beck Rutzig** Federal University of Santa Maria, Santa Maria, RS, Brazil

**Jason Schlessman** Department of Electrical Engineering, Princeton University, Princeton, NJ, USA

**Michael J. Schulte** Advanced Micro Devices, Austin, TX, USA

**Naresh Shanbhag** University of Illinois at Urbana-Champaign, Urbana, IL, USA

**Raj Shekhar** Children's National Medical Center, Washington, DC, USA

**Weihua Sheng** Institute for Software for Systems on Silicon, RWTH Aachen University, Aachen, Germany

**Andrew Singer** University of Illinois at Urbana-Champaign, Urbana, IL, USA

**Jukka Suhonen** Tampere University of Technology, Tampere, Finland

**Yang Sun** Rice University, Houston, TX, USA

**Wonyong Sung** Department of Electrical and Computer Engineering, Seoul National University, Gwanak-gu, Seoul, Republic of Korea

**Jarmo Takala** Tampere University of Technology, Tampere, Finland

**Jürgen Teich** Hardware-Software-Co-Design, University of Erlangen-Nuremberg, Erlangen, Germany

**Bart D. Theelen** Embedded Systems Innovation by TNO, Eindhoven, The Netherlands

**Lothar Thiele** Computer Engineering and Networks Laboratory, ETH Zurich, Switzerland

**Olli Vainio** Tampere University of Technology, Tampere, Finland

**Mikko Valkama** Department of Communications Engineering, Tampere University of Technology, Tampere, Finland

**Mihaela van der Schaar** University of California, Los Angeles, CA, USA

**Alle-Jan van der Veen** TU Delft, Fac. EEMCS, Mekelweg, CD Delft, The Netherlands

**Ingrid Verbauwhede** KU Leuven, ESAT/COSIC and IBBT, Belgium Electrical Engineering, University of California, Los Angeles, CA, USA

**Sven Verdoolaege** Department of Computer Science, Katholieke Universiteit Leuven, Leuven, Belgium

**Vivek Walimbe** GE Healthcare, Waukesha, WI, USA

**Jian Wang** Linköping University, Linköping, Sweden

**Lars Wanhammar** Department of Electrical Engineering, Linköping University, Linköping, Sweden

**Stefan J. Wijnholds** Netherlands Institute for Radio Astronomy (ASTRON), Oude Hoogeveensedijk, PD Dwingeloo, The Netherlands

**Marilyn Wolf** School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA

**Roger Woods** ECIT Institute, Queen's University of Belfast, Queen's Island, Belfast, UK

**Christian Zebelein** Applied Microelectronics and Computer Engineering, University of Rostock, Rostock-Warnemünde, Germany

**Tong Zhang** Rensselaer Polytechnic Institute, Troy, NY, USA