Skip to main content
SpringerLink
Log in

Concurrent Execution of Heterogeneous Threads in the Super-Actor Machine

  • Chapter
Multithreaded Computer Architecture: A Summary of the State of the ART

Part of the book series: The Springer International Series in Engineering and Computer Science ((SECS,volume 281))

Abstract

This chapter details the Super-Actor Execution Model, a model which specifies a Super-Actor Graph and its operational semantics. A Super-Actor Graph is a graphical representation of heterogeneous threads—a sequential list of one or more instructions—and their interdependencies which the Super-Actor Machine is supposed to execute. The architecture of the Super-Actor Machine and its unique features are described and an example code fragment is used to illustrate the concurrent execution of heterogeneous threads in one processing element of the machine. Simulation results are shown which illustrate the benefits of heterogeneous execution.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. A. Agarwal, B. H. Lim, D. Kranz, and J. Kubiatowicz. APRIL: A processor architecture for multiprocessing. In Proceedings of the 17th International Symposium on Computer Architecture, pages 104–114. 1990.

    Google Scholar 

  2. Robert Alverson et al. The Tera computer system. In Proceedings of the 1990 International Conference on Supercomputing, pages 1–6, Amsterdam, the Netherlands, June 1990.

    Google Scholar 

  3. Arvind, D. E. Culler, and K. Ekanadham. The price of asynchronous parallelism: An analysis of dataflow architectures. Computation Structures Group Memo 278, Laboratory for Computer Science, MIT, 1988.

    Google Scholar 

  4. Arvind, M. L. Dertouzos, R. S. Nikhil, and G. M. Papadopoulos. Project dataflow—the Monsoon architecture and the Id programming language. Computation Structures Group Memo 285, Laboratory for Computer Science, MIT, March 1988.

    Google Scholar 

  5. A Rvind and R. A. Iannucci. Two fundamental issues in multiprocessing. Computation Structures Group Memo 226, Laboratory for Computer Science, MIT, 1987.

    Google Scholar 

  6. J. B. Dennis and G. R. Gao. An efficient pipelined dataflow processor architecture. In Proceedings of the Supercomputing ‘88 Conference, pages 368–373, Florida, November 1988.

    Google Scholar 

  7. J. A. Fisher. Very long instruction word architectures and the ELI-512. In Proceedings of the 10th Annual International Symposium on Computer Architecture, 1983.

    Google Scholar 

  8. G. R. Gao. A Code Mapping Scheme for Dataflow Software Pipelining. Kluwer Academic Publishers, Boston, December 1990.

    Google Scholar 

  9. G. R. Gao, H. H. J. Hum, and J. M. Monti. Towards an efficient hybrid dataflow architecture model. In Proceedings of PARLE ‘81, Parallel Architectures and Languages Europe,Eindhoven, the Netherlands, June 1991.

    Google Scholar 

  10. G. R. Gao, H. H. J. Hum, and Y. B. Wong. Parallel function invocation in a dynamic argument-fetching dataflow architecture. In Proceedings of PARBASE ‘80-International Conference on Databases,Parallel Architectures,and Their Applications, pages 112–116, Miami Beach, FL, March 1990.

    Book  Google Scholar 

  11. G. R. Gao, H. H. J. Hum, and Y. B. Wong. Towards efficient fine-grain software pipelining. In Proceedings of the ACM International Conference on Supercomputing, pages 369–379, Amsterdam, the Netherlands, June 1990.

    Google Scholar 

  12. G. R. Gao, R. Tio, and H. H. J. Hum. Design of an efficient dataflow architecture without dataflow. In Proceedings of the International Conference on Fifth-Generation Computers, pages 861–868, Tokyo, Japan, December 1988.

    Google Scholar 

  13. R. D. Groves and R. Oehler. RISC system/6000 processor architecture. In IBM RISC System/6000 Technology. International Business Machines Corp, 1990.

    Google Scholar 

  14. R. H. Halstead Jr and T. Fujita. MASA: A multithreaded processor architecture for parallel symbolic computing. In Proceedings of the 15th Annual International Symposium on Computer Architecture, pages 443–451, 1988.

    Google Scholar 

  15. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers Inc., 1990.

    Google Scholar 

  16. H. H. J. Hum. The Super-Actor Machine: A Hybrid Dataflow/von Neumann Architecture. PhD thesis, McGill University, Montreal, Canada, 1992.

    Google Scholar 

  17. H. H. J. Hum and G. R. Gao. Efficient support of concurrent threads in a hybrid dataflow/von Neumann architecture. In Proceedings of the IEEE Symposium on Parallel and Distributed Processing, December 1991.

    Google Scholar 

  18. H. H. J. Hum and G. R. Gao. A high-speed memory organization for hybrid dataflow/von Neumann computing. Future Generation Computer Systems, 8:287–301, September 1992.

    Article  Google Scholar 

  19. H. H. J. Hum and G. R. Gao. A novel high-speed memory organization for fine-grain multi-thread computing. In Proceedings of PARLE ‘81, Parallel Architectures and Languages Europe,Eindhoven, the Netherlands, June 1991.

    Google Scholar 

  20. R. A. Iannucci. Toward a dataflow/von Neumann hybrid architecture. In Proceedings of the 15th Annual International Symposium on Computer Architecture, pages 131–140. June 1988.

    Google Scholar 

  21. R. S. Nikhil, G. M. Papadopoulos, and Arvin D. T: a killer micro for a brave world. Computational Structures Group Memo TM-325, MIT Laboratory for Computer Science, July 1991.

    Google Scholar 

  22. G. M. Papadopoulos. Implementation of a General Purpose Dataflow Multiprocessor. PhD thesis, MIT, 1988.

    Google Scholar 

  23. G. M. Papadopoulos and D. E. Culler. Monsoon: An explicit token-store architecture. In Proceedings of the Seventeenth Annual International Symposium of Computer Architecture, pages 82–91, Seattle, WA, 1990.

    Google Scholar 

  24. S. Sakai et al. An architecture of a dataflow single chip processor. In Proceedings of the 16th International Symposium on Computer Architecture,pages 46–53, Israel, 1989.

    Google Scholar 

  25. B. J. Smith. The architecture of HEP. In J. S. Kowalik, editor, Parallel MIMD Computation: HEP Supercomputer and its Application,pages 41–55. The MIT Press, 1985.

    Google Scholar 

  26. M. R. Thistle and B. J. Smith. A processor architecture for Horizon. In Proceedings of the Supercomputing ‘88 Conference, Orlando, FL, 1988.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Dept. of Electrical and Computer Engineering, Concordia University, 1455 de Maisonneuve W., Montreal, Quebec, Canada, H3G 1M8

    Herbert H. J. Hum

  2. School of Computer Science, McGill University, 3480 University St., Montreal, Quebec, H3A 2A7, Canada

    Guang R. Gao

Authors
  1. Herbert H. J. Hum
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Guang R. Gao
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Exa Corporation, Cambridge, Massachusetts, USA

    Robert A. Iannucci

  2. McGill University, Montreal, Quebec, Canada

    Guang R. Gao

  3. Digital Equipment Corporation, Cambridge, Massachusetts, USA

    Robert H. Halstead Jr.

  4. Tera Computer Company, Seattle, Washington, USA

    Burton Smith

Rights and permissions

Reprints and permissions

Copyright information

© 1994 Springer Science+Business Media New York

About this chapter

Cite this chapter

Hum, H.H.J., Gao, G.R. (1994). Concurrent Execution of Heterogeneous Threads in the Super-Actor Machine. In: Iannucci, R.A., Gao, G.R., Halstead, R.H., Smith, B. (eds) Multithreaded Computer Architecture: A Summary of the State of the ART. The Springer International Series in Engineering and Computer Science, vol 281. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-2698-8_13

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-2698-8_13

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-6161-9

  • Online ISBN: 978-1-4615-2698-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation