Skip to main content
Springer Nature Link
Log in

Packet Classification on Multi-core Platforms

  • Chapter
  • First Online:
Handbook on Data Centers

Abstract

Internet routers perform packet classification on incoming packets for various network services such as network security and Quality of Service (QoS) routing. All the incoming packets need to be examined against predefined rules in the router; packets are filtered out for security reasons or forwarded to specific ports during this process. Another well-known name for packet classification is packet filtering.

Supported by U.S. National Science Foundation under grant CCF-1320211.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Similar content being viewed by others

References

  1. J. Naous, D. Erickson, G. A. Covington, G. Appenzeller, and N. McKeown, “Implementing an OpenFlow Switch on the NetFPGA Platform”, in Proc. of the 4th ACM/IEEE Symposium on Architectures for Networking and Communications Systems, ser. ANCS ’08, (2008) 1–9.

    Google Scholar 

  2. G. Brebner, “Softly Defined Networking”, in Proc. of the 8th ACM/IEEE Symp. on Architectures for Networking and Communications Systems, ser. ANCS ’12, (2012) 1–2.

    Google Scholar 

  3. F. Yu, R. H. Katz, and T. V. Lakshman, “Efficient Multimatch Packet Classification and Lookup with TCAM”, IEEE Micro, vol. 25, no. 1 (2005) 50–59.

    Google Scholar 

  4. W. Jiang, Q. Wang, and V. K. Prasanna, “Beyond TCAMs: an SRAM based parallel multi-pipeline architecture for terabit IP lookup”, in Proc. IEEE INFOCOM (2008) 1786–1794.

    Google Scholar 

  5. G. S. Jedhe, A. Ramamoorthy, and K. Varghese, “A Scalable High Throughput Firewall in FPGA”, in Proc. of IEEE Symposium on Field Programmable Custom Computing Machines (FCCM), (2008) 802–807.

    Google Scholar 

  6. T. Koponen, “Software is the Future of Networking,” in Proc. of the 8th ACM/IEEE Symp. on Architectures for Networking and Communications Systems (ANCS), 2012, pp. 135–136.

    Google Scholar 

  7. “AMD Multi-Core Processors,” http://www.computerpoweruser.com/articles/archive/c0604/29c04/29c04.pdf. 8.

  8. “Intel Multi-Core Processors: Making the Move to Quad-Core and Beyond,” http://www.cse.ohio-state.edu/~panda/775/slides/intel_quad_core_06.pdf.

  9. “Multicore Computing- the state of the art,” http://eprints.sics.se/3546/1/SMI-MulticoreReport-2008.pdf.

  10. P. Gupta and N. McKeown, “Packet classification on multiple fields”, In Proceedings of the conference on Applications, technologies, architectures, and protocols for computer communication, SIGCOMM (1999) 147–160.

    Google Scholar 

  11. W. Jiang and V. K. Prasanna, “A FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification,” in 20th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP), (2009) 24–31.

    Google Scholar 

  12. P. Gupta and N. McKeown, “Packet Classification using Hierarchical Intelligent Cuttings”, IEEE Symposium on High Performance Interconnects (HotI) (1999).

    Google Scholar 

  13. S. Singh, F. Baboescu, G. Varghese and J. Wang, “Packet Classification using Multidimensional Cutting”, ACM SIGCOMM (2003) 213–224.

    Google Scholar 

  14. D. Liu, B. Hua, X. Hu and X. Tang. “High-performance Packet Classification Algorithm for Any-core and Multithreaded Network Processor.” in Proc. CASES, (2006).

    Google Scholar 

  15. D. E. Taylor and J. S. Turner, “Scalable Packet Classification using Distributed Crossproducing of Field Labels,” in Proc. IEEE INFOCOM, (2005) 269–280.

    Google Scholar 

  16. P. Zhong, “An IPv6 Address Lookup Algorithm based on Recursive Balanced Multi-way Range Trees with Efficient Search and Update”, in Proc. of international conference on Computer Science and Service System (CSSS), ser. CSSS ’11, (2011) 2059–2063.

    Google Scholar 

  17. T. V. Lakshman, “High-Speed Policy-based Packet Forwarding Using Efficient Multi-dimensional Range Matching”, ACM SIGCOMM (1998) 203–214.

    Google Scholar 

  18. F. Pong, N.-F. Tzeng, and N.-F. Tzeng, “HaRP: Rapid Packet Classification via Hashing Round-Down Prefixes”, IEEE Transactions on Parallel and Distributed Systems, vol. 22, no. 7, (2011) 1105–1119.

    Google Scholar 

  19. W. Jiang and V. K. Prasanna, “Field-split Parallel Architecture for High Performance Muti-match Packet Classification using FPGAs,” in Proc. of the 21st Annual Symp. on Parallelism in Algorithms and Arch. (SPAA), 2009, pp. 188–196.

    Google Scholar 

  20. V. Srinivasan, G. Varghese, S. Suri, and M. Waldvogel, “Fast and Scalable Layer Four Switching," in Proc. ACM SIGCOMM, 1998, pp. 191–202.

    Google Scholar 

  21. Y. Ma, S. Banerjee, S. Lu, and C. Estan, “Leveraging Parallelism for Multi-dimensional Packet Classification on Software Routers,” SIGMETRICS Perform. Eval. Rev., vol. 38, no. 1, pp. 227–238, 2010.

    Google Scholar 

  22. R. Pagh and F. F. Rodler, Cuckoo Hashing. Springer, 2001.

    Google Scholar 

  23. S. Zhou, Y. R. Qu, and V. K. Prasanna, “Multi-core Implementation of Decomposition-based Packet Classification Algorithms”, in Proc. of the 12th International Conference on Parallel Computing Technologies (PaCT’13), pp. 105–119.

    Google Scholar 

  24. W. Jiang and V. K. Prasanna, “Scalable Packet Classification on FPGA,” IEEE Trans. VLSI Syst., vol. 20, no. 9, pp. 1668–1680, 2012.

    Article  Google Scholar 

  25. V. Pus, J. Korenek, and J. Korenek, “Fast and Scalable Packet Classification using Perfect Hash Functions,” in Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays (FPGA), 2009, pp. 229–236.

    Google Scholar 

  26. T. Ganegedara and V. K. Prasanna, “StrideBV: Single chip 400G+Packet Classification,” 13th IEEE International Conference on High Performance Switching and Routing (HPSR ’12), June 2012, pp. 1–6.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, 90089, USA

    Yun R. Qu, Shijie Zhou & Viktor K. Prasanna

Authors
  1. Yun R. Qu
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Shijie Zhou
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Viktor K. Prasanna
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Yun R. Qu .

Editor information

Editors and Affiliations

  1. Department of Electrical and Computer Engineering, North Dakota State University, Fargo, North Dakota, USA

    Samee U. Khan

  2. School of Information Technologies, The University of Sydney, Sydney, New South Wales, Australia

    Albert Y. Zomaya

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer Science+Business Media New York

About this chapter

Cite this chapter

Qu, Y., Zhou, S., Prasanna, V. (2015). Packet Classification on Multi-core Platforms. In: Khan, S., Zomaya, A. (eds) Handbook on Data Centers. Springer, New York, NY. https://doi.org/10.1007/978-1-4939-2092-1_13

Download citation

  • DOI: https://doi.org/10.1007/978-1-4939-2092-1_13

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-1-4939-2091-4

  • Online ISBN: 978-1-4939-2092-1

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics