Skip to main content
SpringerLink
Log in

Technology Mapping

  • Reference work entry
  • First Online:
Encyclopedia of Algorithms

  • 85 Accesses

Technology Mapping, Fig. 1
figure 202 figure 202

Subject graph (DAG) of a Boolean circuit expressed using NAND2 and INVERTER gates

Full size image

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 1,599.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 1,999.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Recommended Reading

  1. Aho A, Sethi R, Ullman J (1986) Compilers: principles, techniques and tools. Addison Wesley, Boston, pp 557–584

    MATH  Google Scholar 

  2. Aho A, Johnson S (1976) Optimal code generation for expression trees. J ACM 23(July):488–501

    Article  MathSciNet  MATH  Google Scholar 

  3. Cong J, Ding Y (1994) FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. IEEE Trans Comput-Aided Des Integr Circuits Syst 13(1):1–12

    Article  Google Scholar 

  4. Darringer JA, Brand D, Gerbi JV, Joyner WH, Trevillyan LH (1981) LSS: logic synthesis through local transformations. IBM J Res Dev 25:272–280

    Article  Google Scholar 

  5. De Micheli G (1994) Synthesis and optimization of digital circuits, 1st edn. McGraw-Hill, New York, pp 504–533

    Google Scholar 

  6. Devadas S, Ghosh A, Keutzer K (1994) Logic synthesis. McGraw Hill, New York, pp 185–200

    Google Scholar 

  7. Keutzer K (1987) DAGON: technology binding and local optimizations by DAG matching. In: Proceedings of the 24th design automation conference, vol 28(1), Miami Beach, pp 341–347, June 1987

    Google Scholar 

  8. Kutzschebauch T, Stok L (2001) Congestion aware layout driven logic synthesis. In: Proceedings of the IEEE/ACM international conference on computer-aided design, Santa Clara, pp 216–223

    Google Scholar 

  9. Lehman E, Watanabe Y, Grodstein J, Harkness H (1997) Logic decomposition during technology mapping. IEEE Trans Comput-Aided Des Integr Circuits Syst 16(8):813–834

    Article  Google Scholar 

  10. Rudell R (1989) Logic synthesis for VLSI design. Ph.D. thesis, University of California at Berkeley, ERL Memo 89/49, April 1989

    Google Scholar 

  11. Sentovich EM, Singh KJ, Moon C, Savoj H, Brayton RK, Sangiovanni-Vincentelli A (1992) Sequential circuit design using synthesis and optimization. In: Proceedings of the IEEE international conference on computer design: VLSI in computers & processors (ICCD), Cambridge, pp 328–333, Oct 1992

    Google Scholar 

  12. Stok L, Tiwari V (2002) Technology mapping. In: Hassoun S, Sasou T (eds) Logic synthesis and verification. Kluwer international series in engineering and computer science series. Kluwer, Norwell, pp 115–139

    Chapter  Google Scholar 

  13. Tiwari V, Ashar P, Malik S (1996) Technology mapping for low power in logic synthesis. Integr VLSI J 20(3):243–268

    Article  MATH  Google Scholar 

  14. Clarke EM, McMillan KL, Zhao X, Fujita M, Yang J (1993) Spectral transforms for large Boolean functions with applications to technology mapping. In: 30th conference on design automation, Dallas, 1993. IEEE, pp 54–60

    Google Scholar 

  15. Francis R, Rose J, Vranesic Z (1991) Chortle-crf: fast technology mapping for lookup table-based FPGAs. In: Proceedings of the 28th ACM/IEEE design automation conference, San Francisco, 1991. ACM, pp 227–233

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical Engineering and Computer Science, University of California, Soda 566, Berkeley, CA, USA

    Kurt Keutzer

  2. National Instruments, Berkeley, CA, USA

    Kaushik Ravindran

Authors
  1. Kurt Keutzer
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Kaushik Ravindran
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Kurt Keutzer .

Editor information

Editors and Affiliations

  1. Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA

    Ming-Yang Kao

Rights and permissions

Reprints and permissions

Copyright information

© 2016 Springer Science+Business Media New York

About this entry

Cite this entry

Keutzer, K., Ravindran, K. (2016). Technology Mapping. In: Kao, MY. (eds) Encyclopedia of Algorithms. Springer, New York, NY. https://doi.org/10.1007/978-1-4939-2864-4_420

Download citation

Publish with us

Policies and ethics

Search

Navigation