Abstract
Digital fingerprinting was introduced for the protection of VLSI design intellectual property (IP). Since each copy of the IP will receive a distinct fingerprint, it can also be used as an identification for the IP or the integrated circuits (IC). This enables the IP/IC designer to trace each piece of the IP/IC and thus identify the dishonest user should piracy or misuse occurs. In this chapter, after defining the basic requirements of fingerprinting, we focus on how to solve the core challenge in digital fingerprinting, namely, how to effectively create large amount of distinct but functionally identical IPs. We first use the graph coloring problem as an example to demonstrate a general approach based on constraint manipulation; then we show how the popular iterative improvement paradigm can be leveraged for fingerprinting; the highlight will be three recently developed post-silicon fingerprinting techniques that can be automatically integrated into the design and test phases: the first two approaches take advantages of the Observability Don’t Cares and Satisfiability Don’t Cares, which are almost always present in IC designs, to generate fingerprints. The third method utilizes the different interconnect styles between flip flops in a scan chain to create unique fingerprints that can be detected with ease. These techniques have high practical values.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Qu, G., Potkonjak, M.: Intellectual Property Protection in VLSI Designs: Theory and Practice. Kluwer Academic Publishers, ISBN 1-4020-7320-8, January 2003
Guin, U., Huang, K., DiMase, D., Carulli Jr., J.M., Tehranipoor, M., Makris, Y.: Counterfeit integrated circuits: a rising threat in the global semiconductor supply chain. Proc. IEEE 102(8), 1207–1228 (2014)
IHS Technology: Reports of counterfeit parts quadruple since 2009, challenging US defense industry and national security. https://technology.ihs.com/389481/. Accessed 14 Feb 2012
Qu, G., Yuan, L.: Secure hardware IPs by digital watermark. In Introduction to hardware security and trust, pp. 123–142. Springer, ISBN 978-1-4419-8079-3 (2012)
Kahng, A.B., Lach, J., Magione-Smith, W.H., Mantik, S. Markov, I.L., Potkonjak, M., Tucker, P., Wang, H., Wolfe, G.: Watermarking techniques for intellectual property protection. In: 35th Design Automation Conference Proceedings, pp. 776–781 (1998)
Patel, H.J., Crouch, J.W., Kim, Y.C., Kim, T.C.: Creating a unique digital fingerprint using existing combinational logic. In: IEEE International Symposium on Circuits and Systems, Taipei (2009)
Jin, Y., Makris, Y.: Hardware Trojan detection using path delay fingerpring. In: IEEE International Workshop on Hardware-Oriented Security and Trust. Anaheim, CA (2008)
Pappu, R., Recht, B., Taylor, J., Gershenfeld, N.: Physical one-way functions. Science 297(5589), 2026–2030 (2002)
Zhang, J., Qu, G., Lv, Y., Zhou, Q.: A survey on silicon PUFs and recent advances in ring oscillator PUFs. J. Comput. Sci. Technol. 29(4), 664–678 (2014). doi:10.1007/s11390-014-1458-1
Lach, J., Mangione-Smith, W.H., Potkonjak, M.: FPGA fingerprinti-ng techniques for protecting intellectual property. Proc. CI-CC (1998)
Caldwell, A.E., et.al.: Effective iterative techniques for fingerprin- ting design IP. In: Proceedings of the 36th Annual ACM/IEEE Design A-utomation Conference, New York, NY (1999)
Qu, G., Potkonjak, M.: Fingerprinting intellectual property using co-nstraint-addtion. In: Proceedings of the 37th Annual ACM/IEEE Design Automation Conference, New York, NY (2000)
Dunbar, C., Qu, G.: A practical circuit fingerprinting method utilizing observability don’t care conditions. In: Design Automation Conference (DAC’15), June 2015
Dunbar, C., Qu, G.: Satisfiability don’t care condition based circuit fingerprinting techniques. 20th Asia and South Pacific Design Automation Conference (ASPDAC’15), pp. 815–820, January 2015
Wagner, N.R.: Fingerprinting. In: IEEE Computer Society Proceedings of the 1983 Symposium on Security and Privacy, pp. 18–22 (1983)
Biehl, I., Meyer, B.: Protocols for collusion-secure asymmetric fingerprinting. In: Reischuk, Morvan (eds.) STACS’97 Proceedings of 14th Annual Symposium on Theoretical Aspect of Computer Science, pp. 399–412. Springer (1997)
Boneh, D., Shaw, J.: Collusion-secure fingerprinting for digital data. In: Coppersmith (ed.) Advances in Cryptology—CRYPTO’95, Proceedings of 15th Annual International Cryptology Conference, pp. 452–465. Springer (1995)
Chang, K., Markov, I.L., Bertacco, V.: Automating post-silicon debugging and repair. In: IEEE/ACM Intl Conference on Computer Aided Design, San Jose, CA (2007)
Gupta, S., Vaish, T., Chattopadhyay, S.: Flip-flop chaining architecture for power-effcient scan during test application. In: Proceedings of Asia Test Symposium, pp. 410–413. Kolkata, India (2005)
Cui, A., Qu, G., Zhang, Y.: Dynamic Watermarking on Scan Design for Hard IP Protection with Ultra-low Overhead. IEEE Trans. Inf. Foren. Secur. 10(11), 2298–2313 (2015). doi:10.1109/TIFS.2015.2455338
Acknowledgments
This work is supported in part by Army Research Office under grant W911NF1210416 and W911NF1510289, and by AFOSR MURI under award number FA9550-14-1-0351.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer Science+Business Media New York
About this chapter
Cite this chapter
Qu, G., Dunbar, C., Chen, X., Cui, A. (2016). Digital Fingerprint: A Practical Hardware Security Primitive. In: Wang, C., Gerdes, R., Guan, Y., Kasera, S. (eds) Digital Fingerprinting. Springer, New York, NY. https://doi.org/10.1007/978-1-4939-6601-1_6
Download citation
DOI: https://doi.org/10.1007/978-1-4939-6601-1_6
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4939-6599-1
Online ISBN: 978-1-4939-6601-1
eBook Packages: Computer ScienceComputer Science (R0)