Skip to main content

Main Parasitic Effects in Contactless Wafer Testing

  • Conference paper
  • First Online:
Applications in Electronics Pervading Industry, Environment and Society (ApplePies 2018)

Abstract

The paper presents an analysis of principal parasitic effects in contactless wafer-level testing. Contactless technology exploits an inductive coupling between a tester antenna and many integrated on-chip antennas (OCAs) able to transfer energy and exchange bidirectional data. Electromagnetic crosstalk between adjacent on-chip antennas and the eddy currents generated in the substrate were analyzed. Simulations, varying the thickness and the conductivity of the substrate, have highlighted the strengths of this approach. Moreover, a wafer scribe line pre-cutting, used to drastically reducing the eddy currents, was also adopted.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Finocchiaro, A., et al.: A 900-MHz RFID system with TAG-antenna magnetically-coupled to the die. In: IEEE Radio Frequency Integrated Circuits Symposium, Atlanta, GA, pp. 281–284 (2008)

    Google Scholar 

  2. Finocchiaro, A., et al.: A fully contactless wafer-level testing for UHF RFID tag with on-chip antenna. In: 13th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS), Taormina, Italy, pp. 1–6 (2018)

    Google Scholar 

  3. Moore, B., et al.: High throughput non-contact SiP testing. In: IEEE International Test Conference, Santa Clara, CA, pp. 1–10 (2007)

    Google Scholar 

  4. Hsu, H.-M., Chang, J.-Z.: Mutual coupling of on-chip inductors in CMOS technology. J. Micromech. Microeng. 18(3) (2008)

    Article  Google Scholar 

  5. Zhang, F., Kinget, P.R.: Design of components and circuits underneath integrated inductors. IEEE J. Solid-State Circuits 41(10), 2265–2271 (2006)

    Article  Google Scholar 

  6. Pagani, A., Girlando, G., Ziglioli, F.G., Finocchiaro, A.: IC with insulating trench and related methods. US Patent 9 887 165 (2018)

    Google Scholar 

  7. EPCglobal Standard Specification GS1. Available from: https://www.gs1.org/sites/default/files/docs/epc/uhfc1g2_1_1_0-standard-20071017.pdf

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Alessandro Finocchiaro .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Finocchiaro, A., Girlando, G., Motta, A., Pagani, A., Palmisano, G. (2019). Main Parasitic Effects in Contactless Wafer Testing. In: Saponara, S., De Gloria, A. (eds) Applications in Electronics Pervading Industry, Environment and Society. ApplePies 2018. Lecture Notes in Electrical Engineering, vol 573. Springer, Cham. https://doi.org/10.1007/978-3-030-11973-7_9

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-11973-7_9

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-11972-0

  • Online ISBN: 978-3-030-11973-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics