Abstract
Ubiquitous asymmetric multi-core processors such as ARM big.LITTLE combine together cores with different power-performance characteristics on a single chip. Upcoming asymmetric many-core processors are expected to combine hundreds of cores belonging to different types. However, the accompanying task-to-core mapping schedules are the key to achieving the full potential of such processors. Run-time scheduling on asymmetric processors is a much harder problem to solve optimally than scheduling on symmetric processors with equivalent cores. We present the first-ever greedy scheduler to be proven theoretically optimal (under certain constraints) for asymmetric processors. The proposed scheduler, called A-Greedy, improves throughput by 26% and reduces average response time by up to 45% when compared to the default Linux scheduler on ARM big.LITTLE asymmetric multi-core.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Amdahl, G.M.: Validity of the single processor approach to achieving large scale computing capabilities. In: AFIPS (1967)
Bienia, C., et al.: Parsec 2.0: a new benchmark suite for chip-multiprocessors. In: PMBS (2009)
Cong, J., et al.: Energy-efficient scheduling on heterogeneous multi-core architectures. In: ISLPED (2012)
Corrêa, M., et al.: Operating system multilevel load balancing. In: SAC (2006)
van Dijk, T., et al.: Lace: non-bocking split deque for work-stealing. In: Euro-Par (2014)
Feitelson, D.G., et al.: Toward convergence in job schedulers for parallel supercomputers. In: JSSPP (1996)
Feitelson, D.G., et al.: Metrics and benchmarking for parallel job scheduling. In: JSSPP (1998)
Goens, A., et al.: Analysis of process traces for mapping dynamic KPN applications to MPSoCs. In: IESS (2015)
Gulati, D.P., et al.: multitasking workload scheduling on flexible-core chip multiprocessors. In: PACT (2008)
Henkel, J., et al.: Invasive manycore architectures. In: ASP-DAC (2012)
Kumar, R., et al.: Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction. In: MICRO (2003)
Libutti, S., et al.: Co-scheduling tasks on multi-core heterogeneous systems: an energy-aware perspective. Comput. Digit. Tech. 10, 77–84 (2016)
Liu, G., et al.: Dynamic thread mapping for high-performance, power-efficient heterogeneous many-core systems. In: ICCD (2013)
Muthukaruppan, T.S., et al.: Hierarchical power management for asymmetric multi-core in dark silicon era. In: DAC (2013)
Muthukaruppan, T.S., et al.: Price theory based power management for heterogeneous multi-cores. In: ASPLOS (2014)
Optimization, G.: Gurobi optimizer 8.0. Gurobi (2018). http://www.gurobi.com
Pathania, A.: Scalable Task Schedulers for Many-Core Architectures. Ph.D. thesis, Karlsruhe Institute of Technology, Germany (2018)
Pathania, A., et al.: Optimal greedy algorithm for many-core scheduling. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 36, 1054–1058 (2017)
Pd, S.M., et al.: 3D many-core microprocessor power management by space-time multiplexing based demand-supply matching. IEEE Trans. Comput. 64, 3022–3036 (2015)
Ristov, S., et al.: Superlinear speedup in HPC systems: why and when? In: FedCSIS (2016)
Singh, A.K., et al.: Mapping on multi/many-core systems: survey of current and emerging trends. In: DAC (2013)
Stuber, M.D., et al.: Convex and concave relaxations of implicit functions. Optim. Methods Softw. 30, 424–460 (2015)
Venkataramani, V., et al.: Scalable dynamic task scheduling on adaptive many-core. In: MCSoC (2018)
Winter, J.A., et al.: Scalable thread scheduling and global power management for heterogeneous many-core architectures. In: PACT (2010)
Acknowledgment
This work was supported by the National Research Foundation, Prime Minister’s Office, Singapore under its Industry-IHL Partnership Grant NRF2015-IIP003. We thank the anonymous reviewers for their valuable feedback and insights.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Switzerland AG
About this paper
Cite this paper
Venkataramani, V., Pathania, A., Mitra, T. (2019). Scalable Optimal Greedy Scheduler for Asymmetric Multi-/Many-Core Processors. In: Pnevmatikatos, D., Pelcat, M., Jung, M. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2019. Lecture Notes in Computer Science(), vol 11733. Springer, Cham. https://doi.org/10.1007/978-3-030-27562-4_9
Download citation
DOI: https://doi.org/10.1007/978-3-030-27562-4_9
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-27561-7
Online ISBN: 978-3-030-27562-4
eBook Packages: Computer ScienceComputer Science (R0)