Skip to main content

VLSI Implementation of K-Best MIMO Detector with Cost-Effective Pre-screening and Fast Sorting Design

  • Conference paper
  • First Online:
Advances in Networked-based Information Systems (NBiS - 2019 2019)

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 1036))

Included in the following conference series:

  • 733 Accesses

Abstract

For MIMO detections, the K-Best algorithm has been widely applied for multiple-antenna wireless communications. In this paper, to raise the throughput by the cost-effective architecture, the efficient pre-screening and fast sorting schemes are used for the proposed K-Best detector. At first, the pre-screening based enumeration decreases almost half number of leaf nodes for searching, and the searching number of leaf nodes is reduced by the pre-screening based scheme. Next, the applied fast sorting method reduces the hardware complexity in the sorting process. For VLSI realization, the developed MIMO detector is implemented by TSMC 90 nm CMOS technology. The throughput of proposed 4 × 4 K-Best detector achieves up to 4.4 Gbps at the 64QAM mode. Compared with previous K-Best hardware designs, the proposed design provides larger throughputs and performs higher hardware efficiency.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Cho, Y.S., Kim, J., Yang, W.Y., Kang, C.G.: MIMO-OFDM Wireless Communications with MATLAB. John Wiley & Sons Inc, Singapore (2010)

    Book  Google Scholar 

  2. Hassibi, B., Vikalo, H.: On the sphere decoding algorithm I. Expected Complexity. IEEE Trans. Signal Process. 53(8), 2806–2818 (2005)

    Article  MathSciNet  Google Scholar 

  3. Agrell, E., Eriksson, T., Vardy, A., Zeger, K.: Closet point search in lattices. IEEE Trans. Inform. Theory 48(8), 2201–2214 (2002)

    Article  MathSciNet  Google Scholar 

  4. Wong, K., Tsui, C., Cheng, R., Mow, W.: A VLSI architecture of a K-best lattice decoding algorithm for MIMO channels. Int. Symp. Circ. Syst. 3, 273–276 (2002)

    Google Scholar 

  5. Liao, C.H., Wang, T.P., Chiueh, T.D.: A 74.8mW soft-output detector IC for 8 × 8 spatial-multiplexing MIMO communications. IEEE J. Solid-State Circ. 45(2), 411–421 (2010)

    Article  Google Scholar 

  6. Yazdi, S., Kwasniewski, T., Yazdi, S., Kwasniewski, T.: Configurable K-best MIMO detector architecture. In: 3rd International Symposium on Communications, Control and Signal Processing, pp. 1565–1569 (2008)

    Google Scholar 

  7. Shabany, M., Gulak, P.G.: A 0.13 μm CMOS 655Mbs/4 × 4 64-QAM K-Best MIMO detector. In: IEEE International Solid-State Circuits Conference, pp. 256–257 (2009)

    Google Scholar 

  8. Mondal, S., Eltawil, A., Shen, C.A., Salama, K.N.: Design and implementation of a sort-free K-best sphere decoder. IEEE Trans. VLSI Syst. 18(10), 1497–1501 (2010)

    Article  Google Scholar 

  9. Liu, L., Ye, F., Ma, X., Zhang, T., Ren, J.: A 1.1-Gb/s 115-pJ/bit configurable MIMO detector using 0.13-μm CMOS technology. IEEE Trans. Circ. Syst. II 57(9), 701–705 (2010)

    Google Scholar 

  10. He, J.J., Fan, C.P.: Design and VLSI implementation of novel pre-screening and simplified sorting based k-best detection for MIMO systems. In: The 2015 International Symposium on VLSI Design, Automation and Test, Hsinchu, Taiwan (2015)

    Google Scholar 

  11. Rahman, M., Choi, G.S.: Hardware architecture of complex K-best MIMO decoder. Int. J. Comput. Sci. Secur. (IJCSS) 10(1), 1–13 (2016)

    Google Scholar 

  12. Burg, A., Borgmann, M., Wenk, M., Zellweger, M., Fichtner, W., Bolcskei, H.: VLSI implementation of MIMO detection using the sphere decoding algorithm. IEEE J. Solid-State Circ. 40, 1566–1577 (2005)

    Article  Google Scholar 

  13. Studer, C., Benkeser, C., Belfanti, S., Huang, Q.: A 390 Mb/s 3.57 mm2 3GPP-LTE turbo decoder ASIC in 0.13 μm CMOS, In: IEEE Solid-State Circuits Conference, pp. 274–275 (2010)

    Google Scholar 

Download references

Acknowledgments.

This work was supported by the Ministry of Science and Technology, Taiwan (R.O.C.). The authors thank the National Chip Implementation Center in Taiwan for EDA supports.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Chih-Peng Fan .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

He, JJ., Fan, CP. (2020). VLSI Implementation of K-Best MIMO Detector with Cost-Effective Pre-screening and Fast Sorting Design. In: Barolli, L., Nishino, H., Enokido, T., Takizawa, M. (eds) Advances in Networked-based Information Systems. NBiS - 2019 2019. Advances in Intelligent Systems and Computing, vol 1036. Springer, Cham. https://doi.org/10.1007/978-3-030-29029-0_17

Download citation

Publish with us

Policies and ethics