Abstract
This article reports the results of fault injection on a microcontroller based on the RISC-V (Riscy) architecture. The fault injection approach uses fault simulation based on Modelsim and targets a set of 1000 fault injected per microcontroller block and per benchmarck. The chosen benchmarks are the Dhrystone and CoreMark that may represent generic workloads. The results show certain block are more prone to fault than others, as also confirmed by a vulnerability analysis that correlates the number of observed faults and the rate of access to the blocks.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Calligaro C, Gatti U (2018) Rad-hard semiconductor memories. Series in Electronic materials and devices
Di Mascio S, Menicucci A, Furano G, Monteleone C, Ottavi M (2019) The case for RISC-V in space. In: Saponara S, De Gloria A (eds) Applications in electronics pervading industry, environment and society. Springer International Publishing, Cham, pp 319–325
“About the RISC-V Foundation,” [Online]. Available: https://riscv.org/risc-v-foundation/. Accessed May 24, 2019
Dilillo L, Tsiligiannis G, Gupta V, Bosser A, Saign F, Wrobel F (2016) Soft errors in commercial off-the-shelf static random access memories. J Semicond Sci Technol 32
Pulp-Platform (June 2017) “Project info,” [Online]. Available: https://pulp-platform.org/projectinfo.html
Pulp-Platform (2017 June) “PULPino: Datasheet,” PULPino: Datasheet
“GNU RISC-V Toolchain,” [Online]. Available: https://github.com/riscv/riscv-gnu-toolchain. Accessed May 09, 2019
Gupta V, Bosser A, Wrobel F, Saigne F, Dusseau L, Zadeh A, Dilillo L (2016) MTCube project: SEE ground-test results and in-orbit error rate prediction. The 4S symposium, small satellites systems and services symposium, Valletta, Malta
Cho H (2018) Impact of microarchitectural differences of RISC-V processor cores on soft error effects. IEEE Access, 6:41302–41313
“Mentor Graphics,” [Online]. Available: https://www.mentor.com/company/higher_ed/modelsim-student-edition. Accessed May 09, 2019
Travessini R, Villa PRC, Vargas FL, Bezerra EA (2018) Processor core profiling for SEU effect analysis. In: Test symposium (LATS)
“Roy Longbottom’s PC Benchmark collection,” [Online]. Available: http://www.roylongbottom.org.uk/dhrystone results.htm. Accessed May 09, 2019
Price WJ (1989) A benchmark tutorial. IEEE Micro, pp 28–43
“Embedded microprocessor benchmark consortium,” [Online]. Available: https://www.eembc.org/coremark/. Accessed May 16, 2019
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this paper
Cite this paper
Asciolla, D., Dilillo, L., Santos, D., Melo, D., Menicucci, A., Ottavi, M. (2020). Characterization of a RISC-V Microcontroller Through Fault Injection. In: Saponara, S., De Gloria, A. (eds) Applications in Electronics Pervading Industry, Environment and Society. ApplePies 2019. Lecture Notes in Electrical Engineering, vol 627. Springer, Cham. https://doi.org/10.1007/978-3-030-37277-4_11
Download citation
DOI: https://doi.org/10.1007/978-3-030-37277-4_11
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-37276-7
Online ISBN: 978-3-030-37277-4
eBook Packages: Physics and AstronomyPhysics and Astronomy (R0)